LogiCore™ PCI Master and Slave Interface User’s Guide

Table of Contents
1. Introduction ............................................................... 1
2. Getting Started .......................................................... 3
3. Design Methodology ..................................................... 3
4. LogiCore PCI Interface Operation............................ 4
5. Signal Descriptions................................................... 5
6. Building a Complete PCI Design................. 17
7. Customizing the LogiCore PCI Interface........... 18
8. General Design Guidelines.............................. 25
9. Target Data Transfers and Control ..................... 28
10. Initiator Data Transfers and Control............... 29
11. Data Flow Control Signals................................. 30
12. Target-Initiated Terminations ....................... 30
13. Automatic Wait-State Insertion ....................... 31
14. Handling Burst Transfers ................................ 32
15. Tips for Building an Initiator Controller ............ 35
16. Controlling Initiator Transactions................... 36
17. Design Validation Process ................................ 38
18. Compliance Process ............................................. 43
19. Appendix A: Pinout, Configuration .................... 44
20. Appendix B: Resources ............................................ 47
21. Appendix C: Waveforms ........................................... 49

LogiCore Facts
LC-DI-PCIM-C, LC-DI-PCIS-C

Recommended Experience Level
FPGA Design Moderate to Advanced
PCI Protocol and Design Moderate to Advanced

Resources Required
Packed CLBs 152
Occupied CLBs 268
IOBs 53+

Performance
System clock f_max 0-33 MHz

Supported Devices % Utilized
Master: XC4013E-1PQ208C 26%/47%
Slave: XC4013E-2PQ208C

Design files
Schematics VIEWlogic
Netlist XNF
VHDL Instantiate XNF netlist
Verilog Instantiate XNF netlist

Verification
VHDL model Generated by user
Verilog Generated by user
Testbench VIEWaim Command Files

Required Core Tools XACTstep 5.2.1/6.0.1 or later

SUPPORT: XILINX WILL PROVIDE TECHNICAL SUPPORT FOR
THIS LOGICORE™ PCI PRODUCT WHEN USED AS DESCRIBED
IN THIS USER’S GUIDE OR SUPPORTING APPLICATION NOTES.
XILINX CANNOT GUARANTEE TIMING, FUNCTIONALITY, OR
SUPPORT OF THIS LOGICORE™ PCI PRODUCT IF IMPLI-
MENTED IN DEVICES NOT LISTED ABOVE, OR CUSTOMIZED
BEYOND THAT REFERENCED IN THIS USER’S GUIDE, OR IF ANY
CHANGES ARE DONE IN SECTIONS OF THE DESIGN MARKED
AS “DO NOT MODIFY”.

Notes
1 Experience building high-performance, pipelined FPGA designs
using Xilinx software, Floorplanner, TIMESPECs and guide files
recommended.
2 Packed CLBs/Occupied CLBs
1. Introduction

This design guide describes how to use the Xilinx LC-DI-PCIM-C LogiCore PCI Master interface and the Xilinx LC-DI-PCIS-C LogiCore PCI Slave interface products. Each Xilinx LogiCore PCI Interface is a fully-integrated, tested, and validated schematic-based PCI Local Bus interface design. The module enables faster implementation of production and prototype FPGA-based PCI applications. The LogiCore PCI Interface is:

- Verified for PCI local bus, revision 2.1, protocol and timing compliance.
- Optimized and pre-placed module for XC4013E FPGA.
- A general-purpose design that can be customized for specific interface requirements by the user and integrated with additional logic.
- Pre-implemented for faster time-to-volume and reduced engineering risk.

The LogiCore PCI Interface provides a high-quality foundation design. The module minimizes the engineering effort required to develop a PCI host interface—saving months of development time. This reduces risk and allows more time to focus on important system-level aspects of the design.

1.1 Overview

The LogiCore PCI Interface is a PCI interface building block created for an XC4013E FPGA device. The detailed schematics form the core PCI interface design. Further customization by the user tailors the design for specific board-level design requirements. Combining a custom user-interface with a fully-tested PCI interface produces a single-chip PCI I/O adapter.

The LogiCore PCI Interface is optimized for both the XC4000E FPGA architecture and for the XACTstep version 6.0.1/5.2.1 software design flow. Placement constraints, XACT-Performance timing constraints, and a placement guide file guarantee PCI timing requirements.

1.2 PCI 2.1 Compliance

The LogiCore PCI Interfaces have been extensively verified using the VirtualChips VHDL PCI bus simulation model and a Xilinx-created VIEWsim PCI protocol testbench. Both models verify the PCI interface functions according to the test scenarios specified in the PCI Protocol Compliance Checklist published by the PCI Special Interest Group (PCI-SIG). The PCI test suite consists of 27 test scenarios, each designed to test compliance of a specific PCI bus protocol. Refer to LogiCore PCI Interface Protocol Checklist for a complete list of Xilinx test scenarios, which includes some tests beyond those specified in the PCI-SIG’s checklist.

IMPORTANT! Due to the complexity of the PCI interface, Xilinx can only guarantee PCI compliance of the LogiCore PCI Interface, as provided, and cannot provide any guarantees for user designs.

1.3 LogiCore PCI Interface Features

- Complete 32-bit PCI Interface
- PCI Local Bus Compliant - Revision 2.1
- Target-Only (Slave) or Target/Initiator (Master) PCI support
- 100% programmable single-chip solution

Figure 1. LogiCore PCI Interface block diagram.
1.3.1 Initiator Functions (available in LC-DI-PCIM-C only)
- Initiate Memory Read, Memory Write, Memory Read Multiple (MRM), and Memory Read Line (MRL) commands
- Initiate I/O Read and I/O Write commands
- Initiate Configuration Read and Configuration Write commands
- Bus Parking

1.3.2 Target Functions (available in both LC-DI-PCIM-C and LC-DI-PCIS-C products)
- Type 0 Configuration Space Header
- Up to 2 Base Address Registers (memory or I/O with adjustable block sizes from 16 bytes to 256 Mbytes, slow decode speed)
- Parity Generation (PAR) and Parity Error Detection (PERR# and SERR#)
- Memory Read, Memory Write, Memory Read Multiple (MRM), Memory Read Line (MRL), and Memory Write and Invalidate (MWI) command support
- I/O Read and I/O Write command support
- Configuration Read and Configuration Write command support
- 32-bit data transfers, burst transfers with linear address ordering
- Target Abort support
- Target Retry and Target Disconnect support
- Full Command/Status Register support

1.4 Functional Blocks

The LogiCore PCI Interface is partitioned into five major blocks, plus the user application, as shown in Figure 1. These functional blocks include:

1. PCI I/O Interface
2. Parity Generator/Checker
3. Target State Machine
4. Initiator State Machine
5. Configuration Space

1.4.1 PCI I/O Interface Block

The I/O interface block handles the physical connection to the PCI bus including all signaling, input and output synchronization, output three-state controls, and all request/grant handshaking for bus mastering.

1.4.2 Parity Generator/Checker

Generates/checks even parity across the AD bus, the CBE lines, and the PAR signal. Reports data parity errors via PERR- and address parity errors via SERR-.

1.4.3 Target State Machine

This block manages control over the PCI interface for Target operations. The states implemented are a subset of equations defined in “Appendix B” of the PCI Local Bus Specification. The controller is a high-performance state machine using state-per-bit encoding. State-per-bit encoding has narrower and shallower next-state logic functions that more closely match the Xilinx FPGA architecture.

1.4.4 Initiator State Machine (LC-DI-PCIM only)

This block manages control over the PCI interface for Initiator operations. The states implemented are a subset of equations defined in “Appendix B” of the PCI Local Bus Specification. The Initiator Control Logic also uses state-per-bit encoding for maximum performance.

1.4.5 PCI Configuration Space

This block provides the first 64 bytes of Type 0, version 2.1, Configuration Space Header (CSH) to support software-driven “Plug-and Play” initialization and configuration. This includes Command, Status, Latency Timer, Interrupt Pin, Interrupt Line, and two Base Address Registers (BARs), as shown in Figure 1. These BARs illustrate how to implement memory- or I/O-mapped address spaces. Each BAR sets the base address for the interface and allows the system software to determine the addressable range required by the interface. Using a combination of Configurable Logic Block (CLB) flip-flops for the read/write registers and CLB look-up tables for the read-only registers results in optimized packing density and layout.

1.4.6 User Application and Burst FIFOs

The LogiCore PCI Interface provides a simple, general-purpose interface with a 32-bit data path and latched address for de-multiplexing the PCI address/data bus. The general-purpose user interface allows the rest of the device to be used in a wide range of custom interface applications requiring programmable logic.

Typically, the user application contains burst FIFOs to increase PCI system performance. PCI derives its performance from its ability to support burst transfers. The performance of any PCI application depends largely on the burst transfer capability of the interface device. Integrated read/write FIFOs, built from the on-chip synchronous RAM available in XC4000E devices, support data transfers in excess of 33 MHz.
2. Getting Started

This document and the LogiCore PCI macro assume that the reader has
- A thorough understanding of the PCI Local Bus
- Previous Xilinx FPGA design experience, specifically with the larger members of the XC4000 FPGA family. Prior experience with XACT–Performance™ and the Floorplanner software is beneficial.
- Experience building high-performance, heavily-pipelined designs.

Xilinx strongly recommends that those unfamiliar with PCI obtain a copy of the PCI Local Bus Specification and read the reference book called PCI System Architecture, included with the product, before using this LogiCore design. PCI is a fairly demanding, high-performance application. Users that have never done a Xilinx design before should allow sufficient time to learn the Xilinx design environment.

To start a design using the LogiCore PCI Interface, you will need:
- PCI Local Bus Specification, Revision 2.1, dated June 1, 1995 or later.
- VIEWlogic schematic entry and simulation software.
- VIEWlogic libraries for the Xilinx XC4000E FPGA family.
- Xilinx XACT step version 6.0.1/5.2.1 or later software supporting the XC4000E FPGA family.
- Optional Perl (version 5.0) software (available via the World-Wide Web, see section 20.6) to run selected utilities.
- Optional Adobe Acrobat software to view on-line documentation available on the CD-ROM. Adobe Acrobat is included with the Xilinx XACT step software.
- A workstation or a 100-MHz or faster Pentium™ PC with at least 32 Mbytes of RAM and 10 Mbytes of available disk space to hold the design and verification files.

3. Design Methodology

The LogiCore PCI Interfaces are highly optimized with floorplanned layout for the XC4013E FPGA device. Relative placement constraints (RLOCs) provide easy implementation of the PCI interface. Pre-placed and pre-routed guide files guarantee timing performance on critical control signals like IRDY-, TRDY-, and FRAME-.

As in ASIC devices, FPGAs benefit from floorplanning, especially for designs like the LogiCore PCI Interfaces. These placement attributes help the Partition, Place and Route (PPR) tools to quickly achieve optimal routing results.

The user connects the LogiCore PCI Interface to other modules to complete the design. For example, to complete a PCI adapter card interface using the XC4013E, a designer could create a single-page schematic with the Initiator/Target LogiCore PCI Interface component together with the required user application. Next, the user compiles the design using the XACTstep software and the PCI place and route constraints file for the Xilinx XC4013E-2PQ208C. At this point the design can be simulated or downloaded to the target device.

The entire schematic describes a generic PCI interface. If possible, the logic contained in the schematic is trimmed during the design compilation process. The design can be used as is or tuned to meet a specific requirement, according to the guidelines described in this user’s guide.

3.1 Modular Construction

The LogiCore PCI Interface, as provided, only supports the XC4013E-2PQ208C FPGA device. The Target-Only and Target/Initiator options require a fixed amount of CLB resources for the core PCI interface. Table 1 shows the percentage of free programmable logic space available after integrating the LogiCore PCI Interface. Note that the Target-Only (Target) design has more free space than does the Target/Initiator (Initiator) design. This is because the Initiator control logic consumes extra resources beyond those used in Target-Only designs.

<table>
<thead>
<tr>
<th>Device</th>
<th>Package</th>
<th>I/O Logic Blocks</th>
<th>% Free CLBs</th>
</tr>
</thead>
<tbody>
<tr>
<td>XC4013E</td>
<td>PQ208</td>
<td>160</td>
<td>576</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>60%</td>
</tr>
<tr>
<td></td>
<td>PQ240</td>
<td>192</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>50%</td>
</tr>
</tbody>
</table>

Only the XC4013E device is supported, as delivered. Table 2 presents possible alternative, unsupported solutions. None of these options has been verified through compliance testing.

<table>
<thead>
<tr>
<th>Device</th>
<th>Package</th>
<th>I/O Logic Blocks</th>
<th>% Free CLBs</th>
</tr>
</thead>
<tbody>
<tr>
<td>XC4008E</td>
<td>TQ144</td>
<td>120</td>
<td>324</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>40%</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>30%</td>
</tr>
<tr>
<td>XC4010E</td>
<td>PG160</td>
<td>129</td>
<td>400</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>55%</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>45%</td>
</tr>
<tr>
<td>XC4020E</td>
<td>PQ208</td>
<td>160</td>
<td>784</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>70%</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>65%</td>
</tr>
</tbody>
</table>

* Preliminary estimates

3.2 Selecting the Right Speed Grade

Fully-compliant 33 MHz PCI applications require the XC4000E speed grade shown in Table 3. The XC4013E-1 is recommended for all Master 33 MHz designs, al-
though Target applications will be able to use the XC4013E-2 speed grade.

### Table 3. Speed Grade Required for PCI Applications

<table>
<thead>
<tr>
<th>Bus Speed</th>
<th>Slave</th>
<th>Master</th>
</tr>
</thead>
<tbody>
<tr>
<td>25 MHz</td>
<td>-2</td>
<td>-1</td>
</tr>
<tr>
<td>33 MHz</td>
<td>-2</td>
<td>-1</td>
</tr>
</tbody>
</table>

### 4. LogiCore PCI Interface Operation

The LogiCore PCI Interfaces are designed to interface between the PCI bus and the application interface. An example design with a PCI interface and a user application is shown in the top-level schematic block diagram (pci_top.1), shown in Figure 2. This example consists of the LogiCore PCI Interface (pci_lc_i.1). The user interface provides a complete custom interface to the user application, userapp.1. The PCI interface module, however, needs only minimal customization. The major address/data bus and a small number of control signals connect the PCI interface to the user application.

#### 4.1 LogiCore PCI Interface (PCI_LC_I)

This section provides an operational description of the LogiCore PCI Interface (PCI_LC_I). The important features of the PCI-to-User-Interface and User-Interface-to-PCI transactions are presented in this section.

The PCI LogiCore Interface supports all the basic PCI functions including:
- Type 0 configuration space support
- I/O read/write functions
- Memory read/write functions

A summary of these basic features as well as enhancements are outlined below.

The Target design incorporates two base address registers:
- Base Register 0 (BAR0) configured for memory space with an 8-bit decode (16 Mbyte block)
- Base Register 1 (BAR1) as I/O space with a 28-bit decode (16 byte block)

These registers may be modified by the user to decode from 4 to 28 bits of address space, mapped into either memory or I/O space.

The PCI bus commands are decoded, latched, and available on the PCI_CMD[15:0] bus from the LogiCore PCI Interface. The commands supported in the design are shown in Table 4.

Full parity support for all read/write functions is largely transparent to the designer. Other embedded PCI control...
functions include command decoding, latching functions, output enables, and specific PCI state-machine functions.

4.2 Supported PCI Commands

PCI bus commands direct the Target according to the type of access that the Initiator is requesting. PCI bus commands are encoded on the CBE[3:0] lines during the address phase. Table 4 illustrates the PCI bus commands currently supported by the LogiCore PCI Interface.

The LogiCore Target interface can receive and process a Memory Write and Invalidate. However, the LogiCore Initiator interface does not support the Memory Write and Invalidate command because it does not track the cache line size.

The Initiator can present these commands. However, they either require additional user-application logic to support them or have not been thoroughly tested.

5. Signal Descriptions

The top-level schematic block diagram (pci_top.1), shown in Figure 2, is a sample of a PCI function and user application.

The interface signals are grouped into functional sections with the required PCI bus interface signals on the left-hand side of the interface symbol and all user interface signals on the right-hand side of the symbol.

5.1 PCI Bus Interface Signals

Table 5 defines the interface signals that comprise the PCI Local Bus Interface. Most of the signals are common to both the PCI Target and PCI Initiator/Target modules. Pin locations are device and package dependent. See the appropriate constraint file (*.cst) for specific device configurations.

5.2 User Interface Signals

The user interface to the LogiCore PCI Interface provides most of the module’s internal data paths and state machine control signals. This provides ultimate flexibility for customized user applications.

Table 6 describes the interface signals available on the user interface. Most of the signals are common to both the PCI Target and PCI Initiator/Target modules.
Figure 3. PCI_LC_I interface symbol.
<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Target</th>
<th>Initiator</th>
<th>Functional Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AD[31:0]_IO</td>
<td>I/O</td>
<td>I/O</td>
<td><strong>PCI Address/Data Bus</strong> - time-multiplexed address/data bus. Each bus transaction consists of an address phase followed by one or more data phases.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>The <strong>ADDR_VLD</strong> signal follows the address phase on the PCI bus indicating that the address is now available on the ADIO[31:0] internal bus. During an Initiator transaction, the back-end application should provide address on the ADIO[31:0] internal bus when <strong>M_ADDR</strong> is asserted Low.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>The data phase is indicated by <strong>S_DATA</strong> during a Target access or by <strong>M_DATA</strong> during an Initiator operation.</td>
</tr>
<tr>
<td>CBE[3:0]_IO</td>
<td>In</td>
<td>I/O</td>
<td><strong>PCI Command/Byte Enable</strong> - time-multiplexed bus command and byte enables. Bus commands (shown in Table 4) are asserted during an address phase on the bus. Byte enables are asserted during data phases.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>During a Target access to the LogiCore interface, the CBE[3:0]_IO lines drive the <strong>S_CBE[3:0]</strong> lines to the user application. The command presented on CBE[3:0]_IO is decoded, latched during the address cycle and presented on <strong>PCI_CMD[15:0]</strong>. Byte enables are presented during the Target data phases (<strong>S_DATA</strong>).</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>When operating as an Initiator, the user application drives the CBE[3:0] lines using the <strong>M_CBE[3:0]</strong> lines on the LogiCore interface. Any command can be presented, but the user application must be able to support any command that it issues. A list of supported commands is shown in Table 4. The user interface must provide valid byte enables during the Initiator data phases (<strong>M_DATA</strong>).</td>
</tr>
<tr>
<td>PAR_IO</td>
<td>I/O</td>
<td>I/O</td>
<td><strong>PCI Parity signal</strong> - generates/checks even parity across AD[31:0]_IO and CBE[3:0]_IO.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>When the LogiCore macro is the source of the data (Target Read, Initiator Write, or Initiator address phase), the macro generates even parity across AD[31:0]_IO and CBE[3:0]_IO and presents the result on PAR_IO one cycle after the values were presented on AD[31:0]_IO and CBE[3:0]_IO. The LogiCore macro always supplies PAR_IO when it provides data.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>When the LogiCore macro receives data (Target Write, Initiator Read, address phase presented by another agent), the macro checks for even parity across the AD[31:0]_IO and CBE[3:0]_IO presented one cycle earlier and the current PAR_IO input. Parity errors are reported via PERR_IO two cycles after data is presented and also reported by Detected Parity Error bit in the Status Register (<strong>CSR31</strong>).</td>
</tr>
<tr>
<td>Signal Name</td>
<td>Target</td>
<td>Initiator</td>
<td>Functional Description</td>
</tr>
<tr>
<td>-------------</td>
<td>--------</td>
<td>-----------</td>
<td>------------------------</td>
</tr>
</tbody>
</table>
| FRAME_IO    | In     | I/O       | Frame - driven by the bus master to indicate a bus transaction. FRAME_IO is asserted Low for the duration of the operation and is de-asserted during the last data cycle to identify the end of the transaction. When operating as an Initiator, the LogiCore interface will only assert FRAME_IO after:  
- receiving GNT_I and  
- the bus is idle (IRDY_IO and FRAME_IO de-asserted) and  
- the Bus Master Enable bit (CSR2) is set in the Command Register and  
- the user application has a REQUEST pending (though the REQ_O pin need not be asserted). When operating as an Initiator, the LogiCore interface will de-assert FRAME_IO after:  
- the user application asserts COMPLETE, or  
- receiving a termination from the addressed Target (Target Retry, Target Disconnect, or Target Abort), or  
- not receiving a DEVSEL- from the addressed Target (Master Abort), or  
- the Initiator’s Latency Timer has expired, if enabled, and the system arbiter is no longer asserting GNT_I. |
<p>| TRDY_IO     | Out    | I/O       | Target Ready - indicates that the target module is ready to complete the current data phase. When TRDY_IO is asserted Low, the Target is ready to transfer data. During a Target Read operation, the LogiCore macro automatically inserts one TRDY- wait-state after each successful data transfer, except the last (see section 13.1). This allows time for the macro to provide new data between transfers. During a Target transaction, TRDY- is controlled by the READY signal from the user application and the LogiCore Target state machine. |
| IRDY_IO     | In     | I/O       | Initiator Ready - indicates that the Initiator of the access is able to complete the current data phase. When IRDY_IO is asserted Low, the Initiator is ready to transfer data. During an Initiator Write operation, the LogiCore macro automatically inserts one IRDY- wait-state after each successful data transfer, except the last (see section 13.1). This allows time for the macro to provide new pipelined data between transfers. The macro also automatically inserts one IRDY- wait-state during an Initiator burst transfer, before de-asserting FRAME_IO after the user application asserted COMPLETE and the current data transfer completes (see section 13.2). This extra wait state is not inserted on single transfers. During an Initiator transaction, IRDY- is controlled by the READY signal from the user application and the LogiCore Initiator state machine. |
| STOP_IO     | Out    | I/O       | Stop - indicates that the Target has requested to stop the current access. The Target uses STOP_IO to signal a Disconnect (terminate with or without data transfer after the first transfer), Retry (terminate with no data transfer on the first transfer), or Target Abort (serious problem, no data transfer). The TERM signal from the user application directly controls the STOP_IO signal. When TERM is asserted, STOP_IO will be asserted on the next clock edge if the macro is involved in a Target access. |</p>
<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Target</th>
<th>Initiator</th>
<th>Functional Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DEVSEL_IO</td>
<td>Out</td>
<td>I/O</td>
<td>Device Select - indicates that the Target has decoded the address presented during the address phase and it matches one of the Target’s Base Address Registers (BARs). Address decoding is distributed within the PCI system. Each Target monitors each address cycle to determine if it is the agent addressed in the current transaction. The LogiCore PCI Target responds with a slow decode speed. If the presented address matches one of the macro’s Base Address Registers, then the LogiCore asserts DEVSEL_IO Low on the third clock cycle after the first clock cycle where FRAME_IO is asserted Low.</td>
</tr>
<tr>
<td>IDSEL_I</td>
<td>In</td>
<td>In</td>
<td>Initialization Device Select - indicates the LogiCore macro is the target of a configuration operation. IDSEL_I is asserted High while AD[1:0]_IO='00' indicating a Configuration access. IDSEL_I is usually resistively coupled to one of the higher-order address lines. The specific address line will depend on the card slot’s order in the system configuration chain.</td>
</tr>
<tr>
<td>LOCK_I</td>
<td>In</td>
<td>I/O</td>
<td>Lock - indicates the Initiator has gained exclusive access to a target. Not Supported</td>
</tr>
<tr>
<td>INTD_O</td>
<td>OD</td>
<td>OD</td>
<td>Interrupt D - indicates the LogiCore PCI Interface requests an interrupt. Not Supported.</td>
</tr>
<tr>
<td>INTC_O</td>
<td>OD</td>
<td>OD</td>
<td>Interrupt C - indicates the LogiCore PCI Interface requests an interrupt. Not Supported.</td>
</tr>
<tr>
<td>INTB_O</td>
<td>OD</td>
<td>OD</td>
<td>Interrupt B - indicates the LogiCore PCI Interface requests an interrupt. Not Supported.</td>
</tr>
<tr>
<td>INTA_O</td>
<td>OD</td>
<td>OD</td>
<td>Interrupt A - indicates the LogiCore PCI Interface requests an interrupt. INTA_O is an open-drain output and should be driven by a flip-flop. The flip-flop is cleared by the interrupt handling routing.</td>
</tr>
<tr>
<td>PERR_IO</td>
<td>Out</td>
<td>I/O</td>
<td>Parity Error - indicates the module has detected a parity error as the target of a write data transfer or the initiator of a read data transfer. Checks for even parity over the AD[31:0]_IO, CBE[3:0]_IO, and PAR_IO signals. Parity errors are reported two clock cycles after the data transaction appeared on the AD[31:0]_IO and CBE[3:0]_IO lines. Parity error reporting on PERR_IO is enabled by setting the Report Parity Errors bit (CSR6) in the Command Register. Parity errors, except those during Special Cycles, are always reported in the Status Register (CSR31). Additionally, an Initiator reports that it has detected a parity error during a transaction where it was the bus master. The error is reported via the Data Parity Error Detected bit (CSR24) in the Status Register if the Report Parity Errors bit (CSR6) is set in the Command Register.</td>
</tr>
<tr>
<td>SERR_O</td>
<td>OD</td>
<td>OD</td>
<td>System Error - indicates that a parity error was detected during an address cycle. SERR_O does not report parity errors during a Special Cycle. SERR_O is asserted Low on the third clock after FRAME_IO is first recognized as asserted Low. System errors are reported on the Signaled System Error bit (CSR30) in the Status Register if the SERR-Enable bit (CSR8) is set in the Command Register.</td>
</tr>
<tr>
<td>REQ_O</td>
<td>N/A</td>
<td>Out</td>
<td>Request PCI Bus - indicates to the arbiter that the LogiCore PCI Initiator requests access to the bus. The Initiator may only request the bus when it has been enabled by setting the Bus Master Enable flag as bit 2 in the Command Register (CSR2). REQ_O is directly controlled by the REQUEST input from the user application.</td>
</tr>
</tbody>
</table>

OD = Open-drain output. N/A = Not Applicable.
### Functional Description

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Target</th>
<th>Initiator</th>
<th>Functional Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>GNT_I</td>
<td>N/A</td>
<td>In</td>
<td>Grant PCI Bus - indicates that the arbiter has granted the bus to the LogiCore PCI Interface. Once GNT_I is asserted and REQUEST is asserted by the user application, the LogiCore macro performs an Initiator transaction under the conditions specified in the FRAME_IO entry. If GNT_I is asserted and there is not a pending REQUEST or the Bus Master Enable bit is not set, then the macro performs Bus Parking (see DR_BUS entry in Table 6).</td>
</tr>
</tbody>
</table>

#### Boundary Scan (uses XC4000E dedicated boundary scan function)

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Target</th>
<th>Initiator</th>
<th>Functional Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>TDI_I</td>
<td>In</td>
<td>In</td>
<td>Test Data Input - boundary scan serial data input.</td>
</tr>
<tr>
<td>TMS_I</td>
<td>In</td>
<td>In</td>
<td>Test Mode Select - boundary scan command input.</td>
</tr>
<tr>
<td>TCK_I</td>
<td>In</td>
<td>In</td>
<td>Test Clock - boundary scan clock input.</td>
</tr>
<tr>
<td>TDO_O</td>
<td>Out</td>
<td>Out</td>
<td>Test Data Output - boundary scan serial data output.</td>
</tr>
<tr>
<td>RST_I</td>
<td>In</td>
<td>In</td>
<td>Global Reset - resets all internal flip-flops and forces all outputs to a high-impedance state. Uses the dedicated XC4000E global set/reset and global three-state function. Resets the contents of the Command/Status Register. Disables the Initiator functionality until the system software sets the Master Enable bit in the Command Register. Disables memory or I/O Target accesses until the system software sets the Memory Enable or I/O Enable bits in the Command Register.</td>
</tr>
<tr>
<td>CLK</td>
<td>In</td>
<td>In</td>
<td>PCI Clock - input from PCI bus that drives the entire LogiCore module, and synchronous user applications. The frequency of CLK ranges from DC to 33 MHz. The CLK input must be driven from a primary global clock buffer (BUFGP). The buffer is not integrated in the macro to allow for easier porting to other Xilinx FPGA technologies.</td>
</tr>
</tbody>
</table>

N/A = Not Applicable for Target-Only function.
<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Target</th>
<th>Initiator</th>
<th>Functional Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Cycle Control</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FRAME-</td>
<td>Out</td>
<td>Out</td>
<td>Frame - driven by the bus master to indicate the start and duration of the access. FRAME- is captured in an input flip-flop by the PCI clock. The Initiator only asserts FRAME- on the clock cycle following the condition where GNT- and REQ- are asserted and FRAME- and IRDY- are de-asserted on the bus (Bus Idle). Note that the Bus Master Enable bit (CSR2) in Command Register, must be set before the Initiator can request the bus.</td>
</tr>
<tr>
<td>IRDY-</td>
<td>Out</td>
<td>Out</td>
<td>Initiator Ready - driven by the bus master to indicate that it is ready to transfer data. IRDY- is captured in an input flip-flop by the PCI clock.</td>
</tr>
<tr>
<td>TRDY-</td>
<td>Out</td>
<td>Out</td>
<td>Target Ready - driven by the addressed target to indicate that it is ready to transfer data. TRDY- is captured in an input flip-flop by the PCI clock.</td>
</tr>
<tr>
<td>STOP-</td>
<td>Out</td>
<td>Out</td>
<td>Stop Transaction - driven by the addressed target to indicate that it wishes to terminate the current transaction. Data may or may not be transferred when STOP- is asserted, depending on whether TRDY- is asserted. STOP- is captured in an input flip-flop by the PCI clock.</td>
</tr>
<tr>
<td>DEVSEL-</td>
<td>Out</td>
<td>Out</td>
<td>Device Selected - driven by the addressed target to indicate that it is the target of the current transaction. DEVSEL- is captured in an input flip-flop by the PCI clock.</td>
</tr>
<tr>
<td><strong>Bus Control</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>BASE_HIT[7:0]</td>
<td>Out</td>
<td>Out</td>
<td>Base Address Hit - indicates that one of the Base Address Registers (BARs) is being addressed. The bus is one-hot encoded as indicated below. The BASE_HIT signals are active for one clock cycle, the cycle preceding the S_DATA state (which corresponds to B_BUSY if the address matches). Only BASE_HIT[1:0] are connected in the design as provided. BASE_HIT0 is pre-configured as a memory base register, BASE_HIT1 is pre-configured as an I/O base register. The base registers can be customized for specific applications as described in sections 7.4.2 through 7.4.4. (see Rev. 2.1 PCI Spec., p.187)</td>
</tr>
<tr>
<td>ADDR_VLD</td>
<td>Out</td>
<td>Out</td>
<td>Address Valid - indicates the address phase on the PCI bus and that the address is available on the ADIO[31:0] internal bus. Latched address information is captured and presented on ADDR[31:0]. The PCI bus command is latched and presented on S_CBE[3:0] and latched, decoded, and presented on PCI_CMD[15:0] during ADDR_VLD. ADDR_VLD is active during both LogiCore Target and Initiator operations but is primarily used by the user application in Target operations. (see Rev. 2.1 PCI Spec., p.246)</td>
</tr>
<tr>
<td>DATA_VLD</td>
<td>Out</td>
<td>Out</td>
<td>Data Valid - indicates that a data transaction has occurred on the PCI AD[31:0] bus. DATA_VLD is asserted High on the clock cycle after both IRDY- and TRDY- are Low on the PCI bus and either the Target state machine is in the S_DATA state or the Initiator state machine is in the M_DATA state. When receiving data, DATA_VLD indicates that data is available on the ADIO[31:0] bus lines. When providing data, DATA_VLD indicates that the data was received by the agent on opposite end of the transaction. See section 11.2 for more information.</td>
</tr>
<tr>
<td>Signal Name</td>
<td>Target</td>
<td>Initiator</td>
<td>Functional Description</td>
</tr>
<tr>
<td>----------------</td>
<td>--------</td>
<td>-----------</td>
<td>-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>CFG_VLD</td>
<td>Out</td>
<td>Out</td>
<td>Configuration Valid - indicates the beginning of a potential configuration cycle. Valid for a single cycle, coincident with ADDR_VLD. Does not fully decode a configuration cycle (requires PCI_CMD10 or PCI_CMD11) signals.</td>
</tr>
<tr>
<td>S_WRDN</td>
<td>Out</td>
<td>Out</td>
<td>Slave Write/Read Direction - indicates a Target Write to the user application when asserted High or a Target Read operation from the user application when asserted Low. Was called WR_RD_ IN in Version 1.0.</td>
</tr>
<tr>
<td>PCI_CMD[15:0]</td>
<td>Out</td>
<td>Out</td>
<td>PCI Bus Command - indicates the current decoded and latched PCI bus operation as defined in Table 4. The PCI_CMD[15:0] bus is a one-hot decoded representation of the CBE[3:0] bus. The command is captured during the address phase on the bus and remains asserted until the next address phase.</td>
</tr>
<tr>
<td>S_CBE[3:0]</td>
<td>Out</td>
<td>Out</td>
<td>Slave Command/Byte Enables - indicates the PCI bus command/byte enables for a Target access to the user application. The PCI bus command appears during the address phase (also see PCI_CMD[15:0]). Byte enables are presented during the data phase. Note that byte enables are active low. Was called CBE_IN[3:0] in Version 1.0.</td>
</tr>
<tr>
<td>ADDR[31:0]</td>
<td>Out</td>
<td>Out</td>
<td>Latched Address bus - used for pass-through data cycles and to load user address counters or DMA controllers. Address data is registered on ADDR[31:0] internally by the ADDR_VLD signal and the next rising clock edge.</td>
</tr>
<tr>
<td>ADIO[31:0]</td>
<td>I/O</td>
<td>I/O</td>
<td>Address/Data Bus - the internal bi-directional PCI address/data bus. Used to receive data and to present both address and data information. This bus must be driven using the outputs of internal tri-state buffers (BUFTs). Note: The user application should never drive the ADIO[31:0] during a Configuration Read operation. The configuration data is stored internal to the LogiCore PCI Interface. The user application should disable output enables during Configuration Read cycles by using the PCI_CMD10 signal.</td>
</tr>
<tr>
<td>PERR-</td>
<td>In</td>
<td>In</td>
<td>Data Parity Error - indicates any parity errors generated on the PCI bus. PERR- is captured in an input flip-flop by the PCI clock.</td>
</tr>
<tr>
<td>Signal Name</td>
<td>Target</td>
<td>Initiator</td>
<td>Functional Description</td>
</tr>
<tr>
<td>-------------</td>
<td>--------</td>
<td>-----------</td>
<td>------------------------</td>
</tr>
<tr>
<td><strong>READY</strong></td>
<td>In</td>
<td>In</td>
<td>Ready - signals that the user application is ready to transfer data. Used in both Target-Only and Target/Initiator applications to drive TRDY_IO during Target access and IRDY_IO during Initiator operations. If de-asserted, wait states are inserted. This signal is timing critical and should be driven from a flip-flop, if possible. (see Rev. 2.1 PCI Spec., p.238) Ideally, the user application should be designed so that it is always READY to send or receive data. If not, READY should be delayed until the application is ready to support a sustained burst transfer. READY cannot be delayed more than 8 clocks (PCI requirement). Avoid asserting, then de-asserting READY within a transfer, if possible, as this complicates the user application logic. See section 11.1 for more information. If always ready, READY should be connected to an FDPE flip-flop with the data input driven Low. This technique preserves placement and routing information contained in the guide file. See the <code>testbnch</code> schematic test design for an example.</td>
</tr>
<tr>
<td><strong>TERM</strong></td>
<td>In</td>
<td>In</td>
<td>Terminate Transaction - signals the LogiCore Target interface that the user application is terminating the data flow. Causes PCI Interface to assert STOP_IO. Used in conjunction with READY to force either a Target Retry (TERM asserted, READY de-asserted on the first transfer) or a Target Disconnect (TERM asserted, READY asserted or de-asserted depend on whether data is available). See section 12 for more information. This signal is timing critical and should be driven from a flip-flop, if possible. (see Rev. 2.1 PCI Spec., p.238) If not used, TERM should be connected to an FDPE flip-flop with the data input driven Low. This technique preserves placement and routing information contained in the guide file. See the <code>testbnch</code> schematic test design for an example.</td>
</tr>
<tr>
<td><strong>T_ABORT</strong></td>
<td>In</td>
<td>In</td>
<td>Target Abort - an optional input used to signal a serious error condition and requires the current transaction to stop. Causes the LogiCore Target interface to assert STOP_IO and de-assert DEVSEL_IO after first claiming the cycle by asserting DEVSEL_IO. No data will be transferred. (see Rev. 2.1 PCI Spec., p.238). If not used, T_ABORT should be tied Low.</td>
</tr>
<tr>
<td><strong>SRC_EN</strong></td>
<td>Out</td>
<td>Out</td>
<td>Source Data Enable - an enable signal used to increment the data pointer when the LogiCore macro is the source of data in a burst application (Target Read, Initiator Write). SRC_EN can be left unconnected in non-burst applications. Similar to DATA_VLD signal but advanced by one data transfer. Indicates when data is loaded into the output flip-flops. See section 14.2.1.</td>
</tr>
<tr>
<td><strong>INTR-</strong></td>
<td>In</td>
<td>In</td>
<td>Interrupt - signals an interrupt request from the user application. Active-Low. Generates an interrupt request (INTA_O) on the PCI bus. The INTR- signal should be driven by an FDPE flip-flop (preset on power-up). This flip-flop should be loaded Low to assert the INT_A signal and cleared (set) by the interrupt handling software.</td>
</tr>
<tr>
<td><strong>KEEPOUT</strong></td>
<td>In</td>
<td>In</td>
<td>Keep Out - isolates the internal ADIO[31:0] bus from an PCI-side accesses. This allows the user application to perform functions on the ADIO[31:0] bus without interference. Assert TERM High and de-assert READY Low to cause a Target Retry condition on the PCI bus, should another agent attempt access. If not used, KEEPOUT should be connected to an FDPE flip-flop with the data input driven Low. This technique preserves placement and routing information contained in the guide file. See the <code>testbnch</code> schematic test design for an example.</td>
</tr>
</tbody>
</table>

13

LC-DI-PCIM-C/LC-DI-PCIS-C
<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Target</th>
<th>Initiator</th>
<th>Functional Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>REQUEST</strong></td>
<td>N/A</td>
<td>In</td>
<td>Request (Initiator Only) - used to request a PCI Initiator transaction. Requests the PCI bus from the bus arbiter. Causes PCI Interface to assert REQ_O if the Master Enable bit CSR2 is set in the Command Register. Should be asserted at least until the Initiator asserts M_ADDR-. Should not be kept asserted unless the user application requires long burst transfers. Do not keep REQUEST asserted in an attempt to force the bus arbiter to park the bus on the Initiator. The Bus Master Enable bit (CSR2) must be set in the Command Register before REQUEST has any affect on the PCI interface. This should be done by the system configuration software. The Initiator functionality is disabled at power-on and after RST_I is asserted. In most applications, REQUEST is driven by a set-dominant synchronous set/reset flip-flop. The flip-flop is set by the user application requesting the bus and reset when the LogiCore interface asserts its M_ADDR- signal.</td>
</tr>
<tr>
<td>M_CBE [3:0]</td>
<td>N/A</td>
<td>In</td>
<td>Master Command/Byte Enables (Initiator Only) - used by the user application to drive command/byte-enables during Initiator transactions. The command should be presented during the M_ADDR- state (Initiator address phase). The byte-enables should be presented during the data phase(s) M_DATA state). In 32-bit applications, M_CBE[3:0] = '0000' during the data phase. During the data phase, the CBE lines indicate which of the byte lanes is enabled (active-Low). Was called CBE_OUT[3:0] in Version 1.0. Any value provided by the user application appears one clock cycle later on CBE[3:0]_IO when performing an Initiator function. The user application must be able to support any command or byte enables provided.</td>
</tr>
<tr>
<td>M_WRDN</td>
<td>N/A</td>
<td>In</td>
<td>Master Write/Read Direction (Initiator Only) - driven by the user application to perform an Initiator Write operation when asserted High or an Initiator Read operation when asserted Low. Controls data flow when the user application is operating as an Initiator. Was called WR_RD_-OUT in Version 1.0. In many applications, M_WRDN is the M_CBE0 signal captured in a flip-flop, with its clock-enable asserted while M_DATA is de-asserted. See the testbnch schematic test design for an example.</td>
</tr>
<tr>
<td>COMPLETE</td>
<td>N/A</td>
<td>In</td>
<td>Complete (Initiator Only) - signals the Initiator state machine to finish the current transaction. COMPLETE is asserted on the next-to-last data transfer on a burst transaction or coincident with REQUEST on a single-cycle transfer. One data cycle after COMPLETE is received, the Initiator state machine will automatically de-asserts IRDY_IO for one cycle and then de-assert FRAME_IO coincident with again asserting IRDY_IO. COMPLETE must be asserted through the end of the data phase (until the Initiator state machine leaves the M_DATA state). This signal is timing critical and should be driven directly from a flip-flop if possible. There should be no more than two levels of logic generating COMPLETE. See the testbnch schematic test design for an example.</td>
</tr>
<tr>
<td>TIME_OUT</td>
<td>N/A</td>
<td>Out</td>
<td>Latency Timer Timeout (Initiator Only) - indicates that the Latency Timer counter has timed out and that the user application has exceeded the maximum number of clock cycles allowed by the system configuration software. The Latency Timer is required in all Initiator applications that can burst more than two data words. If not used, the Latency Timer can be disabled by modifying the PCI_LC_I.2 schematic page. This conserves the logic consumed by the Latency Timer. If TIME_OUT is asserted while the system arbiter still asserts GNT-, then the operation continues until either the operation is complete, or the arbiter removes GNT-. If TIME_OUT is asserted and the system arbiter has removed GNT-, then the operation terminates prematurely. Note: The Latency Timer default value is 0, indicating immediate time-out. Be sure that the system configuration software writes a sufficiently large value in the Latency Timer Register to allow the desired transfer size.</td>
</tr>
</tbody>
</table>

N/A = Not Applicable for Target-Only function.
### Signal Name | Target | Initiator | Functional Description
---|---|---|---
#### State Bits

**Master (Initiator) State Machine** *(see PCI Spec. Rev. 2.1, page 239)*

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Target</th>
<th>Initiator</th>
<th>Functional Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>M_DATA</strong></td>
<td>N/A</td>
<td>Out</td>
<td>Indicates that the Initiator is in the data transfer state. The M_DATA (data) state occurs unconditionally after the M_ADDR-- (address) is asserted.</td>
</tr>
<tr>
<td><strong>DR_BUS</strong></td>
<td>N/A</td>
<td>Out</td>
<td>Indicates that the bus is parked on the LogiCore Initiator (the system arbiter is asserting GNT_I, even though the user application is not requesting the bus). The LogiCore Initiator is then responsible for driving the AD[31:0]_IO bus, the CBE[3:0]_IO bus, and the PAR_IO signal to prevent these system bus signals from floating. The actual values driven on these lines are not important. In applications supporting Bus Parking, DR_BUS is NORed with M_ADDR-- to enable the tri-state buffers (BUFTs) driving the Initiator’s start address on to the internal ADIO[31:0] bus.</td>
</tr>
<tr>
<td><strong>M_ADDR-- (ADDR, ADDR_BE)</strong></td>
<td>N/A</td>
<td>Out</td>
<td>Indicates that the Initiator is in the address state or is in bus parking. <strong>Active-Low signal.</strong> Only asserted when the Initiator has received GNT_I, the bus is idle, and the user application has asserted REQUEST. Not truly a state, but combinatorial. M_ADDR-- is asserted with a one clock cycle overlap with either the I_IDLE or DR_BUS states. Used to drive the output-enable on the tri-state buffers (BUFTs) driving the Initiator’s start address onto the internal ADIO[31:0] bus. The Initiator drives the AD[31:0]_IO outputs with the address presented on the ADIO[31:0] bus and enables the CBE[3:0]_IO outputs to drive the PCI bus command presented on the M_CBE[3:0] bus by the user application. The start address is presented when the Initiator state machine is in the address state. Was called ADDR or ADDR_BE in previous versions of the macro.</td>
</tr>
<tr>
<td><strong>I_IDLE</strong></td>
<td>N/A</td>
<td>Out</td>
<td>Indicates that the Initiator is in the idle state. The Initiator is either not enabled, does not have an active REQUEST pending, and has not received GNT_I from the system arbiter. In a Target-only application, the Initiator state machine is always in the I_IDLE state. In an Initiator application, the state machine will always remain in either the I_IDLE (GNT_I = High) or DR_BUS (GNT_I = Low) state when the Master Enable bit (CSR2) in the Command Register is reset (bus mastering disabled).</td>
</tr>
</tbody>
</table>

**Slave (Target) State Machine** *(see PCI Spec. Rev. 2.1, page 236)*

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Target</th>
<th>Initiator</th>
<th>Functional Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>IDLE</strong></td>
<td>Out</td>
<td>Out</td>
<td>Indicates that the Target is in the idle state. There is no activity on the bus.</td>
</tr>
<tr>
<td><strong>B_BUSY</strong></td>
<td>Out</td>
<td>Out</td>
<td>Indicates that the PCI bus is busy. An agent has started a transaction (FRAME_IO has been asserted Low) but the Target state machine either has not yet finished decoding the address or has determined that it is not the target of the current operation.</td>
</tr>
<tr>
<td><strong>S_DATA</strong></td>
<td>Out</td>
<td>Out</td>
<td>Indicates that the Target is in the data transfer state. The Target has decoded the address and matched it against one of its Base Address Registers or a configuration operation is in progress. The Target has accepted the request and will respond.</td>
</tr>
<tr>
<td><strong>BACKOFF</strong></td>
<td>Out</td>
<td>Out</td>
<td>Indicates that the user application asserted TERM (STOP_IO asserted on the bus) and the Target state machine is waiting for the transaction to complete.</td>
</tr>
<tr>
<td><strong>FREE</strong></td>
<td>Out</td>
<td>Out</td>
<td>Target state machine state bit to indicate Free state. <em>(Implemented but not tested or officially supported).</em></td>
</tr>
<tr>
<td><strong>LOCKED</strong></td>
<td>Out</td>
<td>Out</td>
<td>Target state machine state bit to indicate Locked state. <em>(Implemented but not tested or officially supported).</em></td>
</tr>
</tbody>
</table>

N/A = Not Applicable for Target-Only function.
<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Target</th>
<th>Initiator</th>
<th>Functional Description</th>
</tr>
</thead>
</table>
| CSR[39:0]   | Out    | Out       | **Extended Command/Status** - Provides the current contents of the Command/Status registers in the Configuration Space Header plus additional values to indicate the status of the current bus transaction. Shaded values indicate read-only locations.  

The **Command Register** values are directly set or reset through the system configuration software.  

All values in the command register, CSR[15:0] are either registered or read-only. The current LogiCore PCI interface does not monitor Special Cycles, does not support the Memory Write and Invalidate command, does not support palette snooping, does not support address stepping, and does not support fast back-to-back transactions. Consequently, these bits are read-only and defined a '0'.  

**IMPORTANT:** The Bus Master Enable bit must be set in the command register before the Initiator can access the PCI bus. The Memory Enable bit or the I/O Enable bit must be set in the command register before the Target will respond to memory or I/O commands. |

### Command Register

```
<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>Reserved</td>
</tr>
<tr>
<td>14</td>
<td>Fast Back-to-Back Enable</td>
</tr>
<tr>
<td>13</td>
<td>SERR- Enable</td>
</tr>
<tr>
<td>12</td>
<td>Address Stepping Supported</td>
</tr>
<tr>
<td>11</td>
<td>Report Parity Errors</td>
</tr>
<tr>
<td>10</td>
<td>VGA Palette Snoop Enable</td>
</tr>
<tr>
<td>9</td>
<td>Memory Write and Invalidate Supported</td>
</tr>
<tr>
<td>8</td>
<td>Monitor Special Cycles</td>
</tr>
<tr>
<td>7</td>
<td>Bus Master Enable</td>
</tr>
<tr>
<td>6</td>
<td>Memory Access Enable</td>
</tr>
<tr>
<td>5</td>
<td>I/O Access Enable</td>
</tr>
</tbody>
</table>
```

The **Status Register** bits are set automatically by the LogiCore PCI Interface. Individual status bits are reset by the system software by writing a ‘1’ to the bit location to be reset.  

All values in the status register, CSR[31:16] are either registered or read-only.  

The DEVSEL- Timing bits in the Status Register are read-only and defined as ‘10’ because the current implementation of the LogiCore Target interface always responds with slow decode. The Fast Back-to-Back Capable and 66 MHz Capable bits are read-only and set to ‘0’ because the current LogiCore macro does not support either.  

### Status Register

```
<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>66 MHz Capable</td>
</tr>
<tr>
<td>30</td>
<td>User Defined Feature</td>
</tr>
<tr>
<td>29</td>
<td>Fast Back-to-Back Capable</td>
</tr>
<tr>
<td>28</td>
<td>Data Parity Error Detected</td>
</tr>
<tr>
<td>27</td>
<td>DEVSEL- Timing</td>
</tr>
<tr>
<td>26</td>
<td>-10 - slow</td>
</tr>
<tr>
<td>25</td>
<td>Signaled Target Abort</td>
</tr>
<tr>
<td>24</td>
<td>Received Target Abort</td>
</tr>
<tr>
<td>23</td>
<td>Received Master Abort</td>
</tr>
<tr>
<td>22</td>
<td>Signaled System Error</td>
</tr>
<tr>
<td>21</td>
<td>Detected Parity Error</td>
</tr>
<tr>
<td>20</td>
<td>Reserved 16</td>
</tr>
</tbody>
</table>
```

---

**IMPORTANT:** The Bus Master Enable bit must be set in the command register before the Initiator can access the PCI bus. The Memory Enable bit or the I/O Enable bit must be set in the command register before the Target will respond to memory or I/O commands.
<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Target</th>
<th>Initiator</th>
<th>Functional Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CSR[39:0]</td>
<td>Out</td>
<td>Out</td>
<td>The Transaction Status bits are an extension of the standard Command/Status Register bits and reflect the current status of a PCI transaction. The bits are not particular to a transaction involving the user application. These status bits reflect any action on the bus, except for Target Signaled Abort and Master Abort, which are only signaled if the user application was involved in the transfer. CSR[37:32] are combinatorial and are only asserted during the clock cycle after the condition was true on the PCI bus.</td>
</tr>
</tbody>
</table>

### Transaction Status

- Valid Data Cycle
- End of Transaction
- Normal Termination
- Target Termination
- Target Signaled Retry or Disconnect without data
- Target Signaled Disconnect with data
- Target Signaled Abort
- Master Abort (no DEVSEL-)

### User Clock

- PCI_CLK - is the PCI clock driven from via a global primary clock buffer (BUFGP) inside the FPGA device. Use this clock for all flip-flops that are synchronized the PCI system clock.

6. Building a Complete PCI Design

The following list of tasks describes the development steps required to turn the LogiCore PCI Interface into a fully-functioning design integrated with your user application logic. A Target-Only design does not require any of the Initiator steps. However, an Initiator always requires the Target interface. The burst support steps may require four separate sub-steps—read and write operations for both Target and Initiator.

6.1 Target Interface (every design)
- Configure the Base Address Register(s). See Section 7.4.
- Configure the contents of the Configuration Space Header ROM. See Section 7.6.
- Build the interface to the read/write locations in the user application. See Section 9.
- Decide how to signal various target termination conditions, if required by the application. See Section 12.

6.2 Initiator Interface (Target/Initiator designs)
- Build the Initiator “mission” state machine. See Sections 15 and 16.
  - Determine what types of transactions are required. Determine the size of each transfer.
  - Decide how to handle receive various target termination conditions.
- Decide how to arbitrate between a pending Initiator request and an incoming Target transaction.
- Drive the REQUEST and COMPLETE signals.
- Build the interface to drive address values onto the ADIO[31:0] bus, drive commands on the M_CBE[3:0] bus, and set the direction of data flow on the M_WRDN signal. See Section 16.1.
- Build the interface to the read/write locations in the user application. See Section 10.

6.3 Burst Support (both Target and Initiator)
- Build an address counter and associated control logic. See Section 14.1.
- Providing pipelined source data and responding to various Target and Initiator termination conditions. See Section 14.2.
- Build FIFOs for the specific application, if required. See Section 14.4.
- Build COMPLETE logic and transfer control. See Section 16.4.
7. Customizing the LogiCore PCI Interface

The LogiCore PCI Interface provides a foundation PCI design implemented in an XC4013E FPGA. Using this design dramatically increases your engineering productivity by eliminating the detailed design issues of a PCI local bus interface.

IMPORTANT! Be sure to thoroughly review the “Release Document” enclosed with the LogiCore product. It describes how to install the LogiCore design and any known problems.

Tailoring the LogiCore PCI Interface for your specific application is easy, as indicated in the following steps.

If using the LC-DI-PCIS-C (Target-Only) product, please skip directly to Step 3.

1. If using the LC-DI-PCIM-C product and a Target-Only application is required instead of a full Target/Initiator, then the Master state machine logic must be disabled. The LC-DI-PCIM-C product is pre-configured as a Target/Initiator, but may be configured as a Target-Only application. The LC-DI-PCIS-C product is pre-configured for Target-only operations and cannot be changed.

2. If the application is a Target/Initiator, and it will never burst more than two data cycles, then the Latency Timer can be disabled, conserving logic and simplifying control logic.

3. If the application only supports single-transfers, then the pipelining logic can be turned off.

4. Define the size and mode of one or both Base Address Registers (BARs). In the design provided, there are two BARs (BAR0 and BAR1).

5. Enter static data into the configuration header ROM.

7.1 Step 1: Changing Target/Initiator to Target-Only

This step is only required if using the Target/Initiator (LC-DI-PCIM-C) product and the application requires a Target-Only interface. Most of the LogiCore PCI Interface is common for both Target-Only and Target/Initiator designs. However, in Target-Only applications, the master state machine must be disabled, conserving logic.

<p>| Table 7. PCI Controller Options |</p>
<table>
<thead>
<tr>
<th>PCI Application</th>
<th>Controller Symbol</th>
</tr>
</thead>
<tbody>
<tr>
<td>Target-Only (default)</td>
<td>slave</td>
</tr>
<tr>
<td>Target/Initiator</td>
<td>master</td>
</tr>
</tbody>
</table>
The **pci_lc_i.1** schematic, as delivered, is configured as a Target/Initiator. Configuring the macro as a Target requires changing a sub-symbol within the LogiCore PCI macro. Table 7 lists the names for the Target-Only or Target/Initiator options.

To change the Target/Initiator design (default) into a Target-Only function,
1. Open the schematic named **pci_lc_i.1**.
2. Select the symbol currently called **master**.
3. Use the VIEWlogic Powerview 'Change Component' command to replace the **master** symbol with **slave**.

**ccomp slave**

**Design Note:** This document refers to VIEWlogic Powerview commands. The equivalent Workview Office command is

*Edit ➔ Replace*

### 7.2 Step 2: Disabling Latency Timer (Target/Initiator)

This step is only required if using the Target/Initiator (LC-DI-PCIM-C) product and the application will only initiate single data transfers (i.e.—never initiate burst transfers). The macro, as delivered, has the Latency Timer enabled.

To disable the Latency Timer,
1. Open the schematic named **pci_lc_i.1**
2. Select the symbol currently called **on** and labeled as “Latency Timer Enable.”
3. Use the VIEWlogic 'Change Component' command to replace the **on** symbol with **OFF**.

**ccomp off**

### 7.3 Step 3: Disabling Data Source Pipelining Logic

This step is only required if the application only supports single data transfers as either a Target-Only or a Target/Initiator application. If the user application will never transfer more than a single data word per transaction, the pipelining logic controlling the data sourcing can be turned off. This pipelining logic is enabled, by default, in the LogiCore interface.

To disable the data source pipelining logic,
1. Open the schematic named **pci_lc_i.1**
2. Select the symbol currently called **on** and labeled as “Data Source Enable.”

For applications that do not support bursting or that burst only two words, the Latency Timer function can be disabled. This saves additional logic and routing resources.

To disable the Latency Timer,
1. Open the schematic named **pci_lc_i.1**
2. Select the symbol currently called **on** and labeled as “Latency Timer Enable.”
3. Use the VIEWlogic ‘Change Component’ command to replace the **on** symbol with **OFF**.

**ccomp off**

---

**Figure 5.** **PCI_LC_I.2** schematic showing the customizable Base Address Registers (BASE_REG) and the Configuration Space Header ROM (PCI-ROM) for read-only values.
3. Use the VIEWlogic ‘Change Component’ command to replace the ON symbol with OFF.

    ccomp off

Disabling the logic permanently enables the clock enables on the output flip-flops driving the AD, CBE, and PAR pins.

### 7.4 Base Address Registers

#### 7.4.1 PCI Supports Distributed Address Decoding

There is no central address decoding resource in a PCI application. The address decoding is distributed across the various agents that make up the system. Each agent is responsible for decoding its own address. The agent requests an address range during system configuration. The system resource arbiter provides each agent with an absolute base address. This is written into a Base Address Register (BAR) contained in the agent’s logic.

During the address phase of a PCI transaction, each agent monitors the address presented on the AD bus and the command presented on the CBE lines to determine whether it is the target of the transaction. If the presented address matches an address range defined in one of the agent’s BARs and the command is accessing the address space (memory or I/O) defined by the BAR, then the agent will claim the transaction by asserting its DEVSEL- signal.

#### 7.4.2 Base Address Registers in the LogiCore Interface

The LogiCore PCI design supports up to two Base Address Registers (BARs). These two registers (BAR) appear in the schematic named `pci_lc_i.2`.

A BAR supports either I/O or memory space. Memory space is preferred because it is the more flexible of the two and supports burst transfers. I/O space is supported, primarily for PC legacy support. In PCI legacy applications, I/O space is valuable. Therefore, use a memory BAR if possible.

Each BAR has several attributes. These attributes define:

- whether the address space is defined as memory or I/O. The BAR will only respond to commands that access the specified address space.
- the size of the address space block required. In the LogiCore interface, the address space can be as small as 16 bytes, or as large as 256 Mbytes.
- the ability of memory space (not I/O space) to be prefetched
- the location of memory space in total address space. This can be anywhere in 32-bit address space, anywhere in 64-bit address space, or below 1 Mbyte.

Each of these attributes is set by replacing one or more of the symbols attached to the `BASE_REG` symbol on the `pci_lc_i.2` schematic page.

The BARs have been specially designed to match the PCI preferred pinout for the XC4013E device in the PQ208 package, so that the registers align with the internal data bus, `ADIO[31:0]`, and other logic in the FPGA. BAR0 and BAR1 are similar.

**Design Note:** Using a different pinout, package or device size requires modifying the relative placement constraints (RLOCs) used in this design example. Only the XC4013E device in the PQ208 package is supported.

If a design requires only a single BAR, then BAR0 must be used.

#### 7.4.3 Customizing the Base Address Register Modes

See Section 6.2.5 in the PCI Local Bus Specification, Revision 2.1.

There are two different user address spaces available in a PCI application—memory and I/O. In most PC legacy systems, I/O space is rare and valuable. Consequently, memory space is preferred in most applications. However, both are supported by the PCI LogiCore macro.

<table>
<thead>
<tr>
<th>Block Type</th>
<th>Mode Symbol</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory</td>
<td>memory</td>
</tr>
<tr>
<td>I/O</td>
<td>io</td>
</tr>
</tbody>
</table>

For memory space, there are additional options available, depending on where the memory is located in address space and whether it is prefetchable or not.
Memory can be located anywhere in 32-bit address space (default), below 1 Mb (for PC legacy systems), or anywhere in 64-bit address space (for 64-bit PCI systems).

### Table 9 Memory Space Location

<table>
<thead>
<tr>
<th>Description</th>
<th>Symbol</th>
</tr>
</thead>
<tbody>
<tr>
<td>Located anywhere in 32-bit address space</td>
<td>32bit_ad</td>
</tr>
<tr>
<td>Located below 1MB</td>
<td>below_1m</td>
</tr>
<tr>
<td>Located anywhere in 64-bit address space</td>
<td>64bit_ad</td>
</tr>
</tbody>
</table>

The PCI specification defines memory as prefetchable if:
- there are no side-effects on reads (i.e.—data will not be destroyed by reading, as from a FIFO).
- byte write operations can be merged into a single double-word write, when applicable.

### Table 10 Memory Type

<table>
<thead>
<tr>
<th>Description</th>
<th>Symbol</th>
</tr>
</thead>
<tbody>
<tr>
<td>Prefetchable as per the PCI specification</td>
<td>prefetch</td>
</tr>
<tr>
<td>Not prefetchable</td>
<td>nofetch</td>
</tr>
</tbody>
</table>

**Example:**

Your application requires a single BAR for decoding a range of I/O addresses.
1. Look in Table 8 for the mode symbol name corresponding to I/O address space, called `io`.
2. Open the schematic named `pci_lc_i.2`.
3. Because only one BAR is required for the application, locate the `BASE_REG` symbol labeled as `BAR0`. The symbol for I/O space is larger than the symbol used to define memory space. This is done because memory space has additional options. Select, and delete the symbols attached to `LOCATE[1:0]` and `PREFETCH` ports on the `BASE_REG` symbol. Then, select the symbol labeled `MEMORY` by clicking on it with the cursor.
4. Execute the VIEWlogic ‘Change Component’ command to replace the `memory` symbol with `io` by typing `ccomp io`.

### 7.4.4 Customizing the Base Address Register Size

Base Address Registers (BARs) come in different sizes. This allows users to easily modify the default design for specific interface requirements. The LogiCore PCI macro supports the block sizes as indicated in Table 11.

### Table 11. Default Base Address Register Sizes

<table>
<thead>
<tr>
<th>Block Size</th>
<th>For Type</th>
<th># Bits</th>
<th>Symbol</th>
</tr>
</thead>
<tbody>
<tr>
<td>16</td>
<td>I/O</td>
<td>28</td>
<td>size6</td>
</tr>
<tr>
<td>32</td>
<td>I/O</td>
<td>27</td>
<td>size32</td>
</tr>
<tr>
<td>64</td>
<td>I/O</td>
<td>26</td>
<td>size64</td>
</tr>
<tr>
<td>128</td>
<td>I/O</td>
<td>25</td>
<td>size128</td>
</tr>
<tr>
<td>256</td>
<td>I/O</td>
<td>24</td>
<td>size256</td>
</tr>
<tr>
<td>512</td>
<td>I/O</td>
<td>23</td>
<td>size512</td>
</tr>
<tr>
<td>1K</td>
<td>I/O</td>
<td>22</td>
<td>size1K</td>
</tr>
<tr>
<td>2K</td>
<td>I/O</td>
<td>21</td>
<td>size2K</td>
</tr>
<tr>
<td>4K</td>
<td>I/O</td>
<td>20</td>
<td>size4K</td>
</tr>
<tr>
<td>8K</td>
<td>I/O</td>
<td>19</td>
<td>size8K</td>
</tr>
<tr>
<td>16K</td>
<td>I/O</td>
<td>18</td>
<td>size16K</td>
</tr>
<tr>
<td>32K</td>
<td>I/O</td>
<td>17</td>
<td>size32K</td>
</tr>
<tr>
<td>64K</td>
<td>I/O</td>
<td>16</td>
<td>size64K</td>
</tr>
<tr>
<td>128K</td>
<td>I/O</td>
<td>15</td>
<td>size128K</td>
</tr>
<tr>
<td>256K</td>
<td>I/O</td>
<td>14</td>
<td>size256K</td>
</tr>
<tr>
<td>512K</td>
<td>I/O</td>
<td>13</td>
<td>size512K</td>
</tr>
<tr>
<td>1M</td>
<td>I/O</td>
<td>12</td>
<td>size1M</td>
</tr>
<tr>
<td>2M</td>
<td>I/O</td>
<td>11</td>
<td>size2M</td>
</tr>
<tr>
<td>4M</td>
<td>I/O</td>
<td>10</td>
<td>size4M</td>
</tr>
<tr>
<td>8M</td>
<td>I/O</td>
<td>9</td>
<td>size8M</td>
</tr>
<tr>
<td>16M</td>
<td>I/O</td>
<td>8</td>
<td>size16M</td>
</tr>
<tr>
<td>32M</td>
<td>I/O</td>
<td>7</td>
<td>size32M</td>
</tr>
<tr>
<td>64M</td>
<td>I/O</td>
<td>6</td>
<td>size64M</td>
</tr>
<tr>
<td>128M</td>
<td>I/O</td>
<td>5</td>
<td>size128M</td>
</tr>
<tr>
<td>256M</td>
<td>I/O</td>
<td>4</td>
<td>size256M</td>
</tr>
</tbody>
</table>

Generally, memory spaces below 4K in size should use a 4K block size, as recommended in the PCI specification. The maximum I/O space allowed is 256 bytes. I/O space, because it is generally so precious, must fully decode the 32-bit address.

Each block size decodes the corresponding number of bits in the address comparator. For a different base address block size, select the appropriate symbol listed and in Table 11. Then, execute a change component command with the new component.

The largest allowable I/O space is 256 bytes (not Kbytes or Mbytes). The PCI specification recommends a 4K block size for any memory space 4K or smaller.

**Example:**

Your application requires a 256-byte block of memory address space.
1. Look in Table 11 for the mode symbol name corresponding to a 256-byte address space. The appropriate symbol is called `size256`. However, because the application requires memory space, use a 4K block size instead (symbol `size4k`)
2. Open the schematic named `pci_lc_i.2`
3. Select the symbol connected to the `SIZE[31:0]` port on Base Address Register 0.

4. Use the VIEWlogic ‘Change Component’ command to replace the current symbol with `size4k` by typing `ccomp size4k`

**Design Note:** Also see the documentation on the Base Address Register embedded in the VIEWlogic design by opening the schematic page called `bar_info.1`.

### 7.5 PCI Configuration Space Overview

The XC4000E LogiCore PCI Interfaces implements the first 64 bytes of a Type 0, version 2.1, Configuration Space Header (CSH), as shown in Table 12. The CSH contains two types of data.

- Some of the locations, such as the Base Address registers and Command/Status Register, are read/write locations. These locations are built using CLB flip-flops and logic.
- Other locations, such as the Device ID, Vendor ID, Class Code, and Revision ID, are read-only locations. These locations are more efficiently mapped into the CLB lookup tables.

<table>
<thead>
<tr>
<th>Table 12. PCI Configuration Space Header</th>
</tr>
</thead>
<tbody>
<tr>
<td>Device ID</td>
</tr>
<tr>
<td>Status Command</td>
</tr>
<tr>
<td>Class Code Rev ID</td>
</tr>
<tr>
<td>BIST Header Latency Cache Line Size</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
</tbody>
</table>

**Note:** Shaded address locations are not implemented in the LogiCore PCI Interface default configuration. These locations return zero during configuration read accesses.

The default configuration, shown on sheet `pci_lc_i.2`, includes two Base Address Registers (BAR0 and BAR1), one Command/Status Register (PCI-CSR) and a Read Only Memory space (PCI-ROM).

Each base address register and the command/status register symbol represents a separate 32-bit address location. The Read-Only Memory space currently stores two 32-bit values for Device ID/Vendor ID and Class Code/Rev ID. All remaining 32-bit registers return a value of zero during configuration read cycles and no operation occurs during configuration write cycles. See “Chapter 6” of the PCI Specification, Revision 2.1 for more information.

### 7.6 Configuring the Read-Only CSH Values

Some locations within the configuration space header (CSH) are read-only. These include Device ID, Vendor ID, Class Code, and Revision ID. Because these values do not change, the LogiCore PCI Interface implements them in CLB lookup tables.

These read-only values—and any unsupported locations in the CSH—are defined in the PCI-ROM symbol shown on the `pci_lc_i.2` schematic. Inside the `pci_rom.1` schematic, there is a representation of the CSH memory space as shown in Figure 8. The most convenient method to enter these values is via a ROM table. High-Gate Design, a Xilinx LogiCore Alliance partner, created this innovative and easy-to-use method.

---

**Figure 8. PCI Configuration ROM Table.**
Design Note: Replace the device ID and vendor ID with your company’s ID values. Do not use the values provided. A vendor ID may not be required for embedded PCI applications. Unique vendor IDs are requested through the PCI-SIG (see Appendix B: Resources).

The ROM table schematic is compilable as is. Do not move any of the sub-symbols on the schematic. The only recommended operation is a ‘change component’ on the HEX sub-symbols located within this table.

Each 32-bit read-only address is composed of eight nibbles. The content of each nibble is specified by changing any of the symbols to the desired value.

- \( 0 \) (hex-0) through \( F \) (hex-f) represent the 16 hexadecimal values.
- \( x \) (hex-x) represents a location that is either not supported or is implemented using CLB flip-flops (read/write locations). Returns zero.

Example:
You wish to change a nibble to a hexadecimal ‘F’
1. Open the schematic named pci-rom.1.
2. Select the desired ROM location nibble symbol.
3. Execute the VIEWlogic ‘Change Component’ command to change the nibble value to hex-f.

ccomp hex-f
The fields that should be modified are listed and described below.

7.6.1 Device ID (Location 00h, upper word)
The device ID is a unique identifier for your application. This field can be any value. In the design, as delivered, the device ID is set to 4013h to reflect that the LogiCore design is implemented in an XC4013E FPGA. Change this value for your application.

7.6.2 Vendor ID (Location 00h, lower word)
This field identifies the manufacturer of the device or application. Valid identifiers are assigned by the PCI-SIG to guarantee that each identifier is unique. As delivered, the vendor ID is set to 10EEh. This is Xilinx’ vendor ID and should not be used for your application. Enter your vendor identification number here. The value FFFFh is reserved.

7.6.3 Revision ID (Location 08h, lower byte)
The revision ID indicates the revision of the device or application. It is an extension to the device ID. The value used in this design is 02h to reflect that this is the second major revision of the LogiCore interface. Add the revision ID for your application here.

7.6.4 Class Code (Location 08h, upper 24 bits)
The class code identifies the general function of a device. It is a read-only location. The value, as provided in the default configuration, identifies the device as a generic co-processor function.

The value is divided into three byte-size fields as described in Section 6.2.1. in the PCI specification. The upper byte broadly identifies the type of function performed by the device. In this example, the class code is set to 0Bh, indicating the “Processors” class.

The middle byte defines a sub-class that more specifically identifies the device’s function. The sub-classes are defined in Appendix D of the PCI specification. The example uses 40h, indicating the “Co-Processors” subclass.

The lower byte defines a specific register-level programming interface (if any). This allows device-independent software to interact with the device.

Enter the values appropriate for your application.

7.7 Command Register
The Command Register is defined as part of the Configuration Space Header but is implemented using CLB logic. Most of the Command Register values are read/write locations.

The LogiCore interface defines all 16 bits of the command register. The output of the Command Register is always provided as \( \text{CSR}[15:0] \) of the \( \text{CSR}[39:0] \) output bus.

The values in the Command Register are directly set or reset via the system software.

The Command Register bits defined in the LogiCore interface include:
- \( \text{I/O Access Enable (csr0)} \) – Allows one or both of the base address registers (BARs) to access I/O space. A value of 1 enables I/O accesses. Default is 0.
- \( \text{Memory Access Enable (csr1)} \) – Allows one or both of the base address registers (BARs) to access memory space. A value of 1 enables memory accesses. Default is 0.
- \( \text{Bus Master Enable (csr2)} \) – Valid only for Target/Initiator applications. Allows the Initiator to generate PCI accesses. This bit must be set to 1 before any Initiator bus activity happens. Default is 0.

Design Note: The Bus Master Enable bit must be set by the system software before the LogiCore interface can perform Initiator transactions.
Monitor Special Cycles (CSR3) – Special Cycle monitoring is not supported. Read-only location defined as 0.

Memory Write and Invalidate Enable (CSR4) – Memory Write and Invalidate operations by the Initiator are not supported. Read-only location defined as 0.

VGA Palette Snoop Enable (CSR5) – VGA palette snooping is not supported. Read-only location defined as 0.

Report Parity Errors (CSR6) – Controls how the device responds to parity errors. The LogiCore macro always generates parity. Set to enable parity error reporting. Default is 0.

Address Stepping Supported (CSR7) – Address stepping is not supported. Read-only location defined as 0.

SERR- Enable (CSR8) – Controls how the device responds to system errors. Allows the LogiCore interface to assert the SERR- pin if an address parity error is detected. Allows the LogiCore interface to set the Signaled System Error bit (CSR30) in the Status Register. Set to enable system error reporting. Default is 0.

Fast Back-to-Back Enable (CSR9) – Fast back-to-back transfers are not supported. Read-only location defined as 0.

Reserved (CSR[15:10]) – Reserved. Read-only locations defined as 0.

7.8 Status Register

The Status Register is defined as part of the CSH but is implemented using CLB logic. Most of the values are read/write locations.

The LogiCore interface defines all 16 bits of the status register. The output of the Status Register is always provided as CSR[31:16] of the CSR[39:0] output bus.

The bits in the Status Register are set automatically by the LogiCore interface. Status bits are reset when the system software writes a ‘1’ to a bit position in the Status Register.

The Status Register bits set or used by the LogiCore interface include:

Reserved (CSR[20:16]) – Reserved. Read-only locations defined as 0.

66 MHz Capable (CSR21) – The LogiCore macro, as currently supplied, does not support 66 MHz applications. Read-only location defined as 0.

User-Defined Feature (CSR22) – Not used in the LogiCore interface. Always reset.

Fast Back-to-Back Capable (CSR23) – The LogiCore macro, as currently supplied, does not support fast back-to-back operations. Read-only location defined as 0.

Data Parity Error Detected (CSR24) – A data parity error occurred while the LogiCore interface was the initiator of a data transfer. Only set when a parity error occurs and the Report Parity Errors bit (CSR6) is set in the Command Register. Initiator-only function.

DEVSEL- Timing (CSR[26:25]) – Indicates how fast the LogiCore interface will decode an access to one of its Base Address Registers (BARs) or configuration accesses. The current implementation supports slow decode speed (DEVSEL- asserted on the third clock after FRAME- recognized asserted). Read-only location defined as 10b, which should not be changed.

Signaled Target Abort (CSR27) – Set by the LogiCore macro when the user application asserts T_ABORT and another agent attempted a Target access.

Received Target Abort (CSR28) – Set by the LogiCore Initiator when it detects that the addressed Target signaled a Target Abort condition. The user application should not retry an operation to the Target that asserted the Target Abort condition. Initiator-only function.

Received Master Abort (CSR29) – Set by the LogiCore Initiator if no Target responds to a transaction that it initiated. Indicates that the addressed target is malfunctioning or non-existent. Initiator-only function.

Signaled System Error (CSR30) – Set if the LogiCore interface detects a parity error during the address phase of a transaction. Only set if the SERR- Enable bit (CSR8) is set in the Command Register.

Detected Parity Error (CSR31) – Set if the LogiCore interface detects a parity error and the Report Parity Errors bit (CSR6) is set in the Command Register.

7.9 Transaction Status bits (CSR[39:32])

The contents of the Command and Status registers are provided on the 40-bit bus called CSR[39:0], an output from the LogiCore PCI Interface. The lower 32 bits correspond directly to the Command/Status Register (location 04h) as defined in the Configuration Space Header. The upper 8 bits provide status on the current bus transaction.

These bits, with the exception of CSR[39:38], reflect the current status of a transaction for any bus activity—not just activity where the user application is involved. Consequently, these status bits must be qualified with other signals (i.e. S_DATA, M_DATA, etc.) if they are involved in the user application control logic.

Valid Data Cycle (CSR32) – asserted High for the clock cycle following each valid data transfer on the
whether the user application supports burst transfers.

- **End of Transaction (CSR33)** – asserted High for the clock cycle following the end of a transaction cycle (FRAME- sampled de-asserted and either TRDY- or STOP- sampled asserted).
- **Normal Termination (CSR34)** – asserted High for the clock cycle following a transaction that ended without a target termination condition (FRAME- and STOP- sampled de-asserted and TRDY- sampled asserted).
- **Target Termination (CSR35)** – asserted High for the clock cycle following a transaction that ended with a target termination condition (FRAME- sampled de-asserted and STOP- sampled asserted).  
- **Target Retry or Target Disconnect without Data (CSR36)** – asserted High for the clock cycle after the target signaled a retry condition or a disconnect without data (FRAME- and TRDY- sampled de-asserted and STOP- sampled asserted).  A target retry condition is only signaled on the first transfer cycle. A disconnect without data occurs on any subsequent transfer cycle.
- **Target Disconnect with Data (CSR37)** – asserted High for the clock cycle after the target signaled a disconnect with data (FRAME- sampled de-asserted and TRDY- and STOP- sampled asserted).
- **Target Signaled Abort (CSR38)** – asserted High for the clock cycle after the target signaled a Target Abort condition.
- **Master Abort (CSR39)** – asserted High on the clock cycle after the Initiator determines that the addressed target has not responded to the transaction request (DEVSEL- never asserted). Equivalent to Received Master Abort bit in the Status Register (CSR29).

### 8. General Design Guidelines

The following guidelines and descriptions will help simplify building the user application.

#### 8.1 Know the Degree of Difficulty

PCI is challenging to implement in any technology and especially so in FPGA devices. Table 13 indicates the degree of difficulty in implementing various types of LogiCore PCI designs.

The degree of difficulty is sharply influenced by:
- the maximum system clock frequency, and
- whether the design is a Target-Only or a Target/Initiator application, and
- whether the user application supports burst transfers.

A 33 MHz application is more challenging than a 25 MHz application because there is less cycle time available for logic levels and routing. Burst transfer support adds complexity, which typically adds layers of logic and routing. A Target/Initiator application is more challenging than a Target-Only function because of the added complexity of the Initiator state machine and control logic.

**IMPORTANT!** A 33 MHz, fully-compliant Target/Initiator design requiring burst transfer support should only be attempted by advanced Xilinx designers or by those willing to invest the extra effort to obtain maximum bandwidth.

All PCI implementations benefit from floorplanning the user application logic. Those marked as ‘Difficult’ or “Advanced user only” require floorplanning. Likewise, all implementations demand careful attention to system performance requirements. Pipelining, logic mapping, floorplanning, and logic duplication are all methods that help boost system performance.

Carefully review Table 13 to determine if the LogiCore PCI interface matches your application needs.

<table>
<thead>
<tr>
<th>Function</th>
<th>System Clock Frequency</th>
<th>Burst Transfer Support</th>
<th>Degree of Difficulty</th>
</tr>
</thead>
<tbody>
<tr>
<td>Target-Only</td>
<td>25 MHz</td>
<td>No</td>
<td>Moderate</td>
</tr>
<tr>
<td></td>
<td>33 MHz</td>
<td>Yes</td>
<td>Moderate</td>
</tr>
<tr>
<td>Target/Initiator</td>
<td>25 MHz</td>
<td>No</td>
<td>Difficult</td>
</tr>
<tr>
<td></td>
<td>33 MHz</td>
<td>Yes</td>
<td>Difficult</td>
</tr>
</tbody>
</table>

**Table 13. Degree of Difficulty to Implement Various LogiCore PCI Designs.**

#### 8.2 Understanding the Signal Pipelining

In order to meet the stringent PCI performance requirements, the LogiCore interface pipelines all of the bus control signals and the data path. Consequently, some signals must be presented up to two clock cycles before they appear on the PCI bus. Likewise, arriving signals are captured and available to the user application one cycle after they appear on the PCI bus. Figure 9 provides some basic guidelines on how the LogiCore interface is pipelined.

When the user application receives a signal, it is captured in an input flip-flop to guarantee PCI’s 7 ns setup time. The signal is available to the user application one clock cycle after it appears on the PCI bus. For example, data is captured in input flip-flops and becomes available on the ADIO[31:0] internal bus one cycle after it appeared on the PCI bus. Signals like ADDR_VLD or DATA_VLD signal the user application to grab the value from the ADIO[31:0] bus.
When the user application is sending a combinatorial signal, the signal must be presented one cycle before it is to appear on the PCI bus. Most of the outputs connected to the PCI bus originate from an output flip-flop to meet PCI's 11 ns clock-to-output specification. If the signal first originates from a register in the user application, then the register inputs must be presented two cycles before the signal is to appear on the PCI bus.

8.3 Keep it Registered

The best method to simplify timing and increase system performance in an FPGA design is to keep everything registered. This means that all inputs and outputs from the user application should come from, or connect to, a flip-flop. While registering signals may not be possible for all paths, it simplifies timing analysis.

8.4 Critical Path Signals

Watch the timing and loading on the signals listed below. These signals are usually part of the critical timing path in most applications. The signals are divided into those that are in every application and those only found in Target/Initiator applications.

8.4.1 Every Application

The following list of signals are timing critical in all LogiCore PCI designs and may require special attention when connected to the user application.

- **IRDY-** — a heavily-loaded signal that connects to the Target state machine.
- **TRDY-** — a heavily-loaded signal that connects to the Initiator state machine.
- **ADDR_VLD** — a heavily-loaded signal, typically used in Target-side applications. Connects to FRAME- internally to the LogiCore macro.
- **DATA_VLD** — becomes heavily-loaded in most user applications. DATA_VLD is not used within the LogiCore interface. However, DATA_VLD uses IRDY-, TRDY-, S_DATA, and M_DATA as inputs, which are all timing-critical signals themselves. For Initiator applications, the critical path is most likely from DATA_VLD through the COMPLETE logic.

- **READY** — connects to the Target and Initiator state machine control logic through multiple layers of logic. Drive READY from a flip-flop, if possible. The most timing critical path is from READY to the IRDY- and TRDY- outputs on the PCI bus.

- **TERM** — connects to the Target state machine control logic through multiple layers of logic. Drive TERM from a flip-flop, if possible. The most timing critical path is from TERM to the TRDY- and STOP- outputs on the PCI bus.

- **KEEPOUT** — connects to the internal output-enables driving data onto the internal ADIO[31:0] bus. The most timing critical path is from KEEPOUT through the output enable (OE_ADI) driving incoming data onto ADIO[31:0], to any destination connected to the ADIO[31:0] bus.

- **S_DATA** — becomes heavily-loaded in most user applications. The LogiCore interface uses an internally-duplicated copy of S_DATA.

8.4.2 Target/Initiator Applications

- **FRAME-** — a heavily-loaded signal used throughout the LogiCore interface and the user application. In Target/Initiator applications, the FRAME- signal becomes even more heavily-loaded because it connects to the Initiator control logic. Unfortunately, FRAME- cannot be internally duplicated due to PCI loading restrictions.

- **COMPLETE** — is an input from the user application. It drives the IRDY- and FRAME- logic in the Initiator state machine. The critical path is usually from DATA_VLD, through COMPLETE, to setup on the FRAME- output on the PCI bus. Floorplanning COMPLETE and its associated logic helps to reduce this path.

- **M_ADDR-** — connects to the output-enables driving the Initiator’s start address onto the ADIO[31:0] internal bus. This path has little timing margin and may require pre-placement using the Floorplanner tool. Using the XDelay timing analyzer, critical paths through M_ADDR- originate from the FRAME-, IRDY-, or GNT- signals on the PCI bus.

- **M_DATA** — becomes heavily-loaded in most user applications. The LogiCore interface uses an internally-duplicated copy of M_DATA.

8.5 Watch the Levels of Logic

Most of the PCI application needs to operate at 33 MHz. Some of the data paths, such as those where the interface is supplying data, are two-cycle operations executing at 16.5 MHz. In most cases, try to keep the levels of logic between flip-flops down to two layers. Three are
possible, with some care. Four or more logic layers probably will not meet 33 MHz performance.

8.6 Make Only Allowed Modifications

The LogiCore PCI interface is user-modifiable in some sections, including the number and type of Base Address Registers. The entire source schematic is provided with the product. However, do not make modifications beyond those described in this user’s guide. Modifications beyond those allowed have adverse effects on system timing and PCI protocol compliance.

The design structure and the modifiable schematics are shown in Figure 10. Only the five top-level schematics and the pci-rom.1 schematic are in the design directory. The remainder of the PCI interface design resides in a library called LC_PCI, which must be referenced in the viewdraw.ini file.

Only the first two top-level schematics (pci_lc_i.1...2) should ever be modified in a design. The other three pages (pci_lc_i.3...5) are only included to make the VIEWlogic hierarchy work. They should not be modified. The other modifiable schematic is called pci-rom.1. It contains the ROM used to specify the readonly values in the Configuration Space Header.

The symbols for these modifiable pages point to the project directory. The remaining logic under these top-level schematics points to components in the LC_PCI library.

The user application, shown as userapp in Figure 10, contains the user application function connected to the PCI LogiCore interface. The customer user application is placed under the userapp hierarchy.

8.7 Place User Application Logic in USERAPP Wrapper

The LogiCore PCI interface uses a variety of advanced software features to obtain PCI system performance. These advanced features include using a “guide file” to direct the placement and routing of timing-critical logic.

The placement guide file used in the LogiCore PCI interface is a fragment of a full design. This fragment guarantees the performance of timing-critical PCI control signals in the Target and Initiator state machine logic. The guide file was carefully hand-crafted to achieve maximum performance.

Once the user application is fully integrated with the LogiCore interface, the design is final. The guide file helps the final design meet critical PCI performance requirements. The PPR placement and routing program matches logic and routing in the final PCI design to logic and routing in the hand-crafted guide file. Individual logic blocks and nets are matched by their instance name. For this reason, it is very important that the names used in the final design match those used in the guide file. If the names do not match, then PPR will not be able guide the full design. Consequently, PPR will not be able to achieve the required PCI performance.

To guarantee that critical instance names and net names match those used in the guide file, the custom user application should be placed in the provided “wrapper” schematic. During installation, a /user project directory is created. This directory contains all of the necessary, and modifiable, schematics for creating a final design.

The top-level schematic file in the /user directory is called pci_top.1. All user application logic should be placed in the design hierarchy under the userapp.1 symbol shown in Figure 10. To add I/O pins for the user application logic, edit the right-hand side of the userapp.1 symbol and create new I/O ports on the symbol.

All of the labels on the pci_lc_i symbol and all of the labels on the nets surrounding the pci_lc_i symbol on the pci_top.1 schematic must remain as provided. Changing them will cause the guide file to fail.

IMPORTANT! Do not change the symbol or net labels in the pci_top.1 schematic. Changing these labels may cause the guide file to fail.
9. Target Data Transfers and Control

9.1 Typical Target data interface

In the majority of applications, data is transferred to and from read/write registers in the user application. These registers may also connect to internal FIFOs or to I/O pins on the user application. A typical data connection will appear something like Figure 11.

9.2 Target Write

During a Target Write operation, data is captured from the PCI bus to a data register in the user application by asserting the CLK-ENA clock enable input shown in Figure 11.

9.2.1 Interface Control Signals

- **BASE_HIT<sub>x</sub>=1** – indicates that one of the Base Address registers recognized that it is the target of the current operation. Use to select which set of registers are the target of the write operation.
- **S_WRDN=1** – indicates a write operation.
- **S_DATA=1** – indicates that the Target state machine is in the data transfer state.
- **PCI_CMD<sub>[15:0]</sub> or S_CBE<sub>[3:0]</sub>** – sometimes used to further decode a command. A memory base register responds to all memory commands (Memory Write, Memory Write and Invalidate, etc.). The user application may not be able to respond to all commands.
- **ADDR_CNT<sub>[x:0]</sub>** – for burst transfers, part or all of an address counter, supplied in the user application, may be required as part of the decode logic.

9.2.2 Data Signals

- **ADIO<sub>[31:0]</sub>** – data to be written to the user application is stable and available on the internal data bus when **DATA_VLD** is asserted High.

9.2.3 Driving the CLK-ENA input to the register

The signal required to decode a Target Write operation are active and available at different times. For example, **BASE_HIT<sub>x</sub>** is active for only a single cycle, when the Base Address Register decides that it is the target of the operation. **S_WRDN** is available at the start of the address cycle and held throughout the transaction as are **PCI_CMD<sub>[15:0]</sub> or S_CBE<sub>[3:0]</sub>**, if required at all.

The critical gating signal is **DATA_VLD**. It is the final signal required to qualify the write operation. Consequently, the other signals can be decoded earlier and gated with **DATA_VLD**.

Part of the function would be decoded and held in a flip-flop. The equation for this decode would appear something like:

\[
BH<sub>x</sub>_{DEC} := BASE_HIT<sub>x</sub> \times S_WRDN \times [PCI_CMD<sub>x</sub> \times (optional)] \times [ADDR_CNT<sub>x</sub> \times (optional)] + (!S_DATA \times BH<sub>x</sub>_{DEC})
\]

The last term \((!S_DATA \times BH<sub>x</sub>_{DEC})\) holds the decode asserted throughout the entire data transfer state. Again, **BASE_HIT<sub>x</sub>** is only active for a single clock cycle at the beginning of the transaction. Effectively, the above equation describes a synchronous Set/Reset flip-flop with Set dominant. The flip-flop is set when **BASE_HIT<sub>x</sub>** and associate terms are decoded and reset when **S_DATA** is Low.

Pre-decoding **BH<sub>x</sub>_{DEC}** allows more time for routing and reduces the number of logic levels from the critical input, **DATA_VLD**. The equation at the CLK-ENA input on the register appears as:

\[
CLK-ENA := BH<sub>x</sub>_{DEC} \times DATA_VLD
\]

9.3 Target Read

Decoding a Target Read is simpler. For this case, the application must enable the OE signal, enabling the register data onto the **ADIO<sub>[31:0]</sub>** internal bus.

9.3.1 Interface Control Signals

- **BASE_HIT<sub>x</sub>=1** – indicates that one of the Base Address registers recognized that it is the target of the current operation. Use to select which set of registers are the target of the read operation.
- **S_WRDN=0** – indicates a read operation.
- **S_DATA=1** – indicates that the Target state machine is in the data transfer state.
- **PCI_CMD<sub>[15:0]</sub> or S_CBE<sub>[3:0]</sub>** – sometimes used to further decode a command. A memory base register responds to all memory commands (Memory Read, Memory Read Multiple, etc.). The user application may not be able to respond to all commands.

---

**Figure 11. Example read/write register.**
The user application should not present data on ADIO[31:0] during Configuration Read operations. The PCI_CMD10 signal is used to disable three-state buffers in the user application.

- ADDR_CNT[x:0] – for burst transfers, part or all of an address counter, supplied in the user application, may be required as part of the decode logic.

### 9.3.2 Data Signals

- ADIO[31:0] – data is enabled onto ADIO[31:0] and presented on the AD[31:0] pins by the LogiCore interface.

### 9.3.3 Driving the OE signal to present the register’s data

The signals required to decode a Target Read operation are active and available at different times. For example, BASE_HITx is active for only a single cycle, when the Base Address Register decides that it is the target of the operation. S_WRDN is available at the start of the address cycle and held throughout the transaction as are PCI_CMD[15:0] and S_CBE[3:0], if required at all.

The DATA_VLD is not required as part of the output enable logic. It is the responsibility of the Initiator that started the transaction to know when data transfer cycle occurred.

The output enable function would be decoded and held in a flip-flop. Note that the output enable function is active Low. Consequently, the flip-flop macro should be present on power-up and device reset. The FDPE flip-flop macro provides this capability. The equation for this function would appear something like:

\[
BHx_{OE} := !\{(BASE\_HITx \* !S\_WRDN} \\
\quad \times [PCI\_CMDx] \text{ (optional)} \\
\quad \times [ADDR\_CNTx] \text{ (optional)} \\
\quad + (!S\_DATA \* BHx_{OE})
\]

The last term (tS_DATA * BHx_DEC) holds the decode asserted throughout the entire data transfer state. Again, BASE_HITx is only active for a single clock cycle at the beginning of the transaction.

### 10. Initiator Data Transfers and Control

#### 10.1 Typical Initiator data interface

In the majority of applications, data will be transferred to and from read/write registers in the user application. These registers may connect to internal FIFOs or may connect to I/O pins on user application. An example data connection is shown in Figure 11.

#### 10.2 Initiator Read

During an Initiator Read operation, data is captured from the PCI bus to the data register in the user application by asserting the CLK-ENA clock enable input, as shown in Figure 11.

### 10.2.1 Interface Control Signals

The following signals control an Initiator Read operation.

- **M_WRDN=0** – indicates a read operation.
- **M_DATA=1** – indicates that the Initiator state machine is in the data transfer state.
- **DATA_VLD=1** – indicates that both the Target and the Initiator have indicated that data is available by asserting their respective TRDY- or IRDY- signals. Data is available to the user application on ADIO[31:0].

#### 10.2.2 Data Signals

- ADIO[31:0] – data to be written to the user application is stable and available on the internal data bus when DATA_VLD is asserted High.

### 10.2.3 Driving the CLK-ENA input to the register

Most of the signals required to decode an Initiator Read operation are active at the start of the transaction. For example, M_WRDN should be provided by the user application for the duration of the transaction.

The critical gating signal is DATA_VLD. It is the final signal required to qualify the write operation.

\[
CLK\_ENA = !M\_WRDN \times M\_DATA \times DATA\_VLD
\]

#### 10.3 Initiator Write

Decoding an Initiator Write is simpler. For this case, the application must enable the OE signal, enabling the register data onto the ADIO[31:0] internal bus.

#### 10.3.1 Interface Control Signals

The following signals control an Initiator Write operation.

- **M_WRDN=1** – indicates a write operation
- **M_DATA=1** – indicates that the Initiator state machine is in the data transfer state

#### 10.3.2 Data Signals

- ADIO[31:0] – data is enabled onto ADIO[31:0] and presented on the AD[31:0] pins by the LogiCore interface.

#### 10.3.3 Driving the OE signal to present the register’s data

The equation for an Initiator Read from an internal data source appears something like:

\[
OE = !M\_WRDN \times M\_DATA
\]

Note, again, that the output enables for internal tri-state buffers (BUFTs) are active-Low.
10.4 Data Steering Control

Table 14 lists the signals required to steer data on the ADIO bus during different transactions. Note that the table refers to the flow of data to or from the PCI bus instead of using just Target Read or Initiator Write.

The various signals can be grouped together. For example, the logic to enable data onto the ADIO[31:0] bus in all cases where the LogiCore macro is providing data (PCI \(\rightarrow\) LogiCore) would appear as:

\[
OE = !\left[ \left( \langle M_{\text{ADDR}} \rangle \right) + \langle M_{\text{WRDN}} \rangle * \langle S_{\text{WRDN}} \rangle * \langle !\text{PCI}_{\text{CMD10}} \rangle \right]
\]

Note that the entire term is inverted because it feeds an active-Low output enable. The tri-state buffers driving the ADIO[31:0] bus (BUFTs) have active-Low output enables.

### Table 14. Data Steering Control

<table>
<thead>
<tr>
<th>Direction</th>
<th>LogiCore as Target</th>
<th>LogiCore as Initiator</th>
</tr>
</thead>
<tbody>
<tr>
<td>PCI (\rightarrow) LogiCore</td>
<td>ADDR_VLD</td>
<td>Initiator Read</td>
</tr>
<tr>
<td>Address Phase</td>
<td>ADDR_VLD</td>
<td>Target Write</td>
</tr>
<tr>
<td>Data Phase</td>
<td>S_DATA * M_DATA *</td>
<td>M_WRDN</td>
</tr>
<tr>
<td>PCI (\leftarrow) LogiCore</td>
<td>ADDR_VLD</td>
<td>Initiator Write</td>
</tr>
<tr>
<td>Address Phase</td>
<td>Addr_VLD</td>
<td>Target Write</td>
</tr>
<tr>
<td>Data Phase</td>
<td>S_DATA * M_DATA *</td>
<td>M_WRDN</td>
</tr>
</tbody>
</table>

\* = Logical AND operation. ! = logical inversion. Note: The user application should never drive the ADIO[31:0] bus during a Configuration Read operation.

11. Data Flow Control Signals

There are two general data flow control signals: \(\text{READY}\) and \(\text{DATA\_VLD}\). \(\text{READY}\) indicates that the user application is ready to perform a transaction. \(\text{DATA\_VLD}\) indicates that a data transfer has taken place.

11.1 READY: Ready to Perform a Transaction

Asserting \(\text{READY}\) High tells the LogiCore PCI Interface that the user application is ready to send or receive data. The ideal PCI agent would always be ready to accept any transaction. However, this is more difficult in practice. Some general guidelines for the \(\text{READY}\) signal are as follows:

- If possible, have the user application ready to respond to any transaction. This is possible in some applications, but requires careful design in the user application and requires FIFOs for burst applications.
- If the user application cannot always be ready, then delay asserting \(\text{READY}\) until the user application can continue without de-asserting \(\text{READY}\) again in the middle of the transaction. Delaying \(\text{READY}\) for up to eight clock cycles is allowed by the PCI specification.

Beyond that, a Target application should issue a Target Retry condition by asserting \(\text{TERM}\).

- If possible, the user application should avoid asserting and de-asserting \(\text{READY}\) during the course of a transaction. \(\text{READY}\) is a timing-critical path. Toggling it during the course of a transaction makes the control logic more complicated and the system timing more difficult.
- In Initiator operations, the user application should be ready to perform the transaction before it requests the bus. However, the user application may delay asserting \(\text{READY}\) to arbitrate between an incoming Target access and a pending Initiator transaction. For example, the Initiator may have requested the bus but receives a Target access before the system arbiter grants the bus to the Initiator. The user application must respond appropriately.
- If possible, drive \(\text{READY}\) with the output of a flip-flop. This simplifies system timing.

\(\text{READY}\) is not required to be asserted during configuration transactions because the configuration logic is integrated in the macro and always available.

11.2 DATA\_VLD: Valid Data Transfer

The \(\text{DATA\_VLD}\) signal indicates that data was transferred on the PCI bus whenever:

- \(\text{IRDY}\) is asserted Low, and
- \(\text{TRDY}\) is asserted Low, and
- The Target state machine is in the \(S_{\text{DATA}}\) state or the Initiator state machine is in the \(M_{\text{DATA}}\) state. The Initiator state machine is not used in Target-Only applications.

During an operation where the LogiCore macro is receiving data from the PCI bus (PCI \(\rightarrow\) LogiCore), \(\text{DATA\_VLD}\) indicates that valid data is available on the ADIO[31:0] internal bus.

During an operation where the LogiCore macro is providing data to the PCI bus (PCI \(\leftarrow\) LogiCore), \(\text{DATA\_VLD}\) indicates that data was received by the agent on the other end of the transaction.

Because \(\text{DATA\_VLD}\) is widely used and generally involved in timing-critical paths, it is sometimes useful to duplicate the function of \(\text{DATA\_VLD}\) in the user application. The equation for \(\text{DATA\_VLD}\) is

\[
\text{DATA\_VLD} = \!\text{IRDY} - *
\]

\[\text{TRDY} - *
\][\(\text{M\_DATA} + \text{S\_DATA}\)]

12. Target-Initiated Terminations

The user application can force various Target-initiated termination conditions using the \(\text{TERM}\) and \(\text{READY}\) signals as shown in Table 15.
A Target Retry condition must be signaled by the user application before the data cycle begins (READY de-asserted, TERM asserted). This informs the Initiator that it must retry the transaction again later. The Initiator is always obliged to retry a transaction terminated with a Target Retry.

A Target Disconnect informs the Initiator that the Target is no longer able to continue the transfer (e.g., the user application FIFO is full and cannot accept any more data). The initiating agent is not required to continue the operation later. The READY signal is used to indicate whether the Disconnect occurs with or without data. READY is asserted High, if data is transferred on the Disconnect cycle.

A Disconnect without data on the first cycle is equivalent to a Retry.

### Table 15. Forcing Target Termination Conditions.

<table>
<thead>
<tr>
<th>Condition</th>
<th>Bus Signals</th>
<th>From User Application</th>
</tr>
</thead>
<tbody>
<tr>
<td>Normal</td>
<td>TRDY- = 0</td>
<td>High</td>
</tr>
<tr>
<td></td>
<td>DEVSEL- = 0</td>
<td>Low</td>
</tr>
<tr>
<td>Retry</td>
<td>TRDY- = 1</td>
<td>Low</td>
</tr>
<tr>
<td></td>
<td>DEVSEL- = 0</td>
<td>High before first cycle</td>
</tr>
<tr>
<td>Disconnect</td>
<td>TRDY- = X</td>
<td>High to disconnect with data</td>
</tr>
<tr>
<td></td>
<td>DEVSEL- = 0</td>
<td>High</td>
</tr>
<tr>
<td></td>
<td>STOP- = 0</td>
<td>High</td>
</tr>
</tbody>
</table>

There is a special type of Target Terminations called Target Abort. This condition is used to signal a serious error condition from the user application. It informs the Initiator that it cannot perform the requested transaction due to various potential problems such as the Initiator attempting to burst beyond a Target’s address block.

When the Target is accessed with the T_ABORT signal asserted from the user application, the LogiCore macro automatically signals the Target Abort condition on the bus (DEVSEL- de-asserted with STOP- asserted). It also sets the Signaled Target Abort bit (CSR27) in the Status Register.

### 13. Automatic Wait-State Insertion

The LogiCore PCI Interface automatically inserts wait states (de-asserts IRDY- or TRDY-) under two conditions:

1. The LogiCore interface is the source of the data presented on the PCI bus during a burst transfer (i.e.—Target Read, Initiator Write).
2. The LogiCore interface is the Initiator of the transaction and is completing a burst transfer (IRDY- only).

### 13.1 Transfers where the LogiCore Interface is providing data

The LogiCore PCI Interface automatically inserts wait states (de-asserts IRDY- or TRDY-) when it is the source of data during the transaction. Consequently, the LogiCore interface can accept data at 100% burst transfer rate, but can only supply data at 50%.

#### Table 16. XC4000E-3 LogiCore Transfer Rates

<table>
<thead>
<tr>
<th>Direction</th>
<th>LogiCore Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>PCI→LogiCore Target Write</td>
<td>100%</td>
</tr>
<tr>
<td>PCI→LogiCore Target Read</td>
<td>50%</td>
</tr>
</tbody>
</table>

### 13.1.1 Why the limitation exists

This limitation is due to the dynamics of a PCI burst transfer. The first example, Figure 12, shows the LogiCore PCI interface acting as a Target. It can accept data at 100% transfer rate. The LogiCore interface captures the data in its input flip-flops and can respond with its TRDY- signal at the proper time (TRDY- should always be asserted because, ideally, READY should always be asserted in the user application once the burst transfer begins).

#### Figure 12. Full Data Rate on PCI Write to LogiCore PCI Interface.

Contrast this with the example shown in Figure 13, a Target Read operation. Here, the LogiCore interface is the source of the data. The macro does not know if a transaction has completed until 7 ns before the next clock edge (worst-case). The Initiator may insert its own wait states (IRDY- de-asserted).

Assume a 100% burst transfer rate design. Once the Initiator has accepted the transaction, the LogiCore interface would need to recognize IRDY- asserted, decode this signal with other control logic, route the resulting signal to 36 I/O locations on three edges of the device, enable the output flip-flops.
Meeting these requirements is difficult in the XC4013E-2 FPGA. Instead, the LogiCore interface behaves slightly differently. Once the Initiator has accepted the transaction, the LogiCore interface provides the current data (which was available on the AD bus pins) and automatically inserted a TRDY- wait state. This extra wait state allows the LogiCore interface and the user application to reliably present the next data on the AD bus pins.

13.1.2 When the wait state occurs
The automatically-inserted wait state on IRDY- and TRDY- only happens during burst transfers where the LogiCore interface is supplying data to the PCI bus (PCI Ĝ LogiCore). It never happens on single transfers. The wait state only lasts for a single clock cycle, assuming READY is asserted. The wait state is inserted on the cycle immediately following a successful data transfer.

- The IRDY- wait state only happens on Initiator Write burst transfers. See Figure 23 for an example waveform.
- The TRDY- wait state only happens on Target Read burst transfers. See the second transaction in Figure 32 for an example waveform.

13.2 Wait state when completing an Initiator transaction
The Initiator state machine automatically inserts a single IRDY- wait state at the completion of a burst data transfer. This was done to provide reliable de-assertion of the FRAME- signal. FRAME- cannot be de-asserted until the next-to-last data transfer has completed. See Figure 24 for an example waveform.

The extra IRDY- wait state is really only evident during Initiator Read burst operations. During an Initiator Write, this wait state is merged with the IRDY- wait state automatically inserted because the LogiCore macro is the source of data.

The extra IRDY- wait is not inserted on single transfers, only on bursts.

14. Handling Burst Transfers
Performing a single data transfer across the PCI bus is the simplest type of transaction. However, because of the overhead of distributed address decoding, this wastes valuable bus bandwidth. PCI's performance advantage is in burst transactions, where two or more data words are transferred during the transaction.

Building a user application that supports single transfers is the easiest to design. Building a user application that supports burst transfers is significantly more complex, but worth the effort, if maximum bandwidth is the goal.

14.1 Keeping Track of the Address Pointer
In a PCI transaction, only the starting address is broadcast over the bus. For single transfers, this is sufficient. For burst transfers, however, the user application must keep track of the current address.

14.1.1 Target
If the Target application performs burst transfers, then it must keep a local copy of the current address pointer and increment it after every successful data transfer cycle. Luckily, this counter can be small, depending on the Target’s requested address block size (set in the BAR).

The counter must be able to support bursts throughout its enter address range. For example, if the Target only decodes a 4K block of memory space, then the address counter need only keep track of addresses within the 4K block. A 10-bit loadable binary counter will suffice (4K requires 12-bits to cover the address space but bits 0 and 1 will always equal zero for 32-bit transfers). If an Initiator attempts to keep bursting past the 4K block boundary, then the Target should issue a Target Disconnect, indicating that it is not able to perform the requested operation.

The upper 20 bits of the address pointer are a simple register, loaded during the address cycle of the transaction (ADDR_VLD signal). Likewise, the starting address within the address block is loaded into the 10-bit binary counter during the address cycle.

The upper 20 bits, if not required in the user application, can be eliminated.

14.1.2 Initiator
The Initiator must also keep track of the current address pointer. During the course of a transaction, the Initiator might receive a target termination condition.
If it receives a Target Retry, the Initiator simply restarts the transaction from the starting address. However, if it receives a Target Disconnect, it may have to start the transaction somewhere in the middle of a longer burst transfer. To complicate matters, the Target can disconnect with, or without data. The Initiator must increment or hold the address pointer accordingly. The status bits that drive the decision are contained in the upper eight bits of the CSR[39:0] status bus (see Table 6).

The Initiator must always present and track the full 32 bits of address when starting the transaction (the lowest 2 bits are always zero, reflecting Linear Burst ordering). In most applications, however, a smaller address counter and a larger data register are sufficient to track the current address. This approach is similar to that discussed above for the Target pointer. The actual size of the counter depends on the Initiator’s function. What is the largest-sized burst that the Initiator will ever perform? Will the transaction cause the address counter to roll over a major address boundary or will all of the transactions be confined to a smaller address block?

Worst-case, the Initiator may require a full 30-bit, loadable binary counter. Again, the lowest 2 bits are always zero, because the Initiator only supports Linear Burst ordering.

When implemented, the Initiator address counter/register combination should be located in CLB column 4 in the device. Likewise, it should be added to the timing constraints file provided with the LogiCore design. See the ‘testbnch’ schematic test design for an example.

14.2 Supplying Data in Burst Transfers

One of the difficulties in building a PCI interface in an FPGA is supplying data at full transfer rate. Receiving data at full rate is not a problem. When the interface is supplying data, however, it does not know if a transaction has completed until 7 ns before the next clock edge (worst-case). The other end of the transfer may have inserted wait states.

14.2.1 Data Pipeline Source Enable

The LogiCore interface provides burst data using a pipelined data path. The pipelined data source enable signal, SRC_EN, is used to advance any data pointers in the user application logic or to enable new data onto the internal data bus. The data pointers may provide address to an internal FIFO, or SRC_EN may merely load the next data value.

Figure 15 shows a burst data transfer, where the LogiCore macro is performing an Initiator Write operation (PCI $\rightarrow$ LogiCore). A Target Read operation is similar.

After presenting the address value on the internal ADIO[31:0] during the M_ADDR= state, the LogiCore macro asserts the SRC_EN signal causing the user application to advance to the next data. The Data0 data that was on ADIO[31:0] and now held in the AD[31:0] output flip-flops. The user application presents the next data, Data1, on the ADIO[31:0] bus. Both values are held until the next data transfer.

Immediately after the transfer, the LogiCore macro again asserts SRC_EN, causing the user application to provide the next data value (Data2) and captures the current value on the ADIO[31:0] bus (Data1) in the AD[31:0] output flip-flops.

This approach allows the user application to provide new data, without needing to wait for the current data transfer to complete, resulting in higher data throughput.

14.2.2 Handling Termination Conditions

Using SRC_EN to present the next data value on ADIO[31:0] or to advance any source data points does require some additional control logic. The state machine providing data from the user application must consider various termination conditions. These conditions may
require decrementing a counter or keeping a shadow copy of the previous data values.

If the source pointer is advanced to the next data location, and the data is never transferred, then the control logic must decide what to do with the non-transferred data. In some cases, the data can be discarded. For example, if the user application is providing data from an external RAM, the non-transferred data can be discarded. The original data remains in the external RAM for future use.

In other applications, reads may be destructive, such as reading from a single-port FIFO (i.e.—the data “disappears” once it is read from the FIFO). For these cases, the unused data must be restored in the data source so it is available for future use.

These termination conditions include:

- **The last data value in a Target Read burst transfer.** Because the Target does not know the size of a burst transfer, it receives the termination condition (the Initiator de-asserts FRAME-) after it has already advanced the source pointer to the next data location. The user application will need to decrement the source pointer.

- **A Target Termination condition during an Initiator Write.** The Initiator may have started a transaction that the Target cannot complete. The Target may signal some form of Target termination condition, such as Target Retry or Target Disconnect. The Initiator will have already advanced its source data pointer to the next location when it receives the termination conditions. The user application will need to decrement the source pointer, taking into account a Disconnect with, or without data.

### 14.3 LogiCore PCI transfer rates

The PCI bus derives its performance from its ability to support burst transfers. The performance of any PCI application depends largely on the burst transfer capability of the interface chip—not how fast it responds to or initiates a single data transfer. This is why the XC4000E's unique on-chip, synchronous RAM capability is essential for high-performance PCI applications.

Achieving the most effective use of the PCI bus requires a careful understanding of the interaction between various system designs and the user application. PCI performance is controlled by three key factors:

1. Aggregate bandwidth,
2. Data throughput, and
3. Access latency.

The maximum theoretical bandwidth for a 33 MHz, 32-bit PCI system is 132 Mbytes per second, assuming an infinite burst transfer size. However, there is additional overhead due to the way that PCI handles transactions plus any additional overhead contributed by the actual logic implementation. Therefore, the actual system bandwidth varies tremendously from one platform to another. Modeling data throughput (bytes transferred per transfer time) as a function of access latency (delay to first data) and sustained data transfer rate (delay to subsequent data) provides insight into the various factors that limit PCI performance.

Figure 16 compares maximum data transfer between the ideal PCI read and write operations and LogiCore PCI Interface Initiator and Target transactions.

The ideal transaction assumes that both the target and the initiator operate with zero wait-states and that the target responds with fast decode speed. The ideal PCI Write transaction requires three clock cycles to first data (Idle, Address, Data) and one clock cycle for each consecutive double-word transfer (3-1-1-1). The ideal PCI Read transaction requires four clock cycles to first data (Idle, Address, turn-around, and Data) and one clock cycle for each consecutive double-word transfer (4-1-1-1).

### 14.3.1 LogiCore Initiator transfer rates

When acting as an Initiator, the LogiCore PCI interface performs write operations with three clocks to first data (assuming a Target with fast decode speed), but two cycles between subsequent transfers, resulting in a (3-2-2-2) transfer rate. This is shown both in Figure 16 and in Table 17. The Initiator Write transfer rate is limited by the automatically-inserted Initiator wait-states required when the LogiCore interface is providing data (see Section 13 above). During Initiator Read operations, the LogiCore interface requires four clock cycles to first data, one clock cycle between transfers, and two clock cycles for the last transfer resulting in a (4-1-1-2) transfer rate.
The LogiCore PCI interface uses slow address decoding during Target operations and asserts the TRDY- signal one clock cycle after IRDY-. These three additional clock cycles give the LogiCore PCI interface a maximum Target Write transfer rate of (5-1-1-1) and a maximum Target Read transfer rate of (6-2-2-2) in zero wait-state environments.

Table 17. PCI Bus Transfer Rates.

<table>
<thead>
<tr>
<th>Operation</th>
<th>Transfer Rate</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ideal PCI Write</td>
<td>3-1-1-1</td>
</tr>
<tr>
<td>Ideal PCI Read</td>
<td>4-1-1-1</td>
</tr>
<tr>
<td>Initiator Write (PCI → LogiCore)</td>
<td>3-2-2-2</td>
</tr>
<tr>
<td>Initiator Read (PCI → LogiCore)</td>
<td>4-1-1-2</td>
</tr>
<tr>
<td>Target Write (PCI → LogiCore)</td>
<td>5-1-1-1</td>
</tr>
<tr>
<td>Target Read (PCI → LogiCore)</td>
<td>6-2-2-2</td>
</tr>
</tbody>
</table>

Note that Initiator Read and Target Write operations have effectively the same bandwidth for burst transfers.

14.4 FIFOs Increase PCI Burst Bandwidth

Although the LogiCore PCI Interface requires additional clock cycles to access the PCI bus, the actual bandwidth is primarily determined by the size of the burst transfer.

FIFOs to support PCI burst transfers are efficiently implemented using the XC4000E on-chip RAM feature. Each XC4000E CLB supports two 16 x 1 RAM blocks. This corresponds to 32 bits of single-ported RAM or 16 bits of dual-ported RAM, with simultaneous read/write capability.

There are several methods to build FIFOs optimized for PCI (see “Implementing FIFOs in XC4000E RAM” application note described in Appendix B). The best structure for most applications is a dual-FIFO design with separate read and write FIFOs. Adding registers to the input and output FIFO arrays increases flexibility by supporting asynchronous user functions.

The flexible architecture of the XC4000E RAM provides for many specialized, high-performance buffering schemes, tailored to the user application.

The burst size is set by the FIFO control logic. FIFOs that are 16 double-words deep fit best into the XC4000E logic block. There is no performance or density gained by making the FIFO less than 16 locations deep. FIFOs deeper than 16 double-words but less than 33 consume more logic blocks but do not add delay. FIFOs deeper than 32 double-words consume more logic and add delay.

15. Tips for Building an Initiator Controller

This section contains a few brief statements on building the Initiator control logic in the user application.

15.1 Start with a “Mission” Statement

An effective method of building the Initiator control state machine is to write a “mission” statement for the user application. The next few questions help define some of the various design issues.

15.2 What Data Transfers are Required

Consider what data must be moved around by the Initiator.

- How big is each transfer? This affects the transfer counter size and the address counter size.
- What is the source/destination of the transfer? Is it to memory or I/O?
- How fast can the Target accept or send data?
- How fast can the Initiator provide or receive data?

15.3 What Happens if the Transaction Terminates?

Invariably, a Target will signal some form of termination condition. How will the Initiator respond? What should it do?

- The Initiator is obliged to retry an operation over again if the Target signals a Target Retry condition. Restart operation from the beginning.
- The Initiator should not retry operation if it detects a Target Abort or Master Abort condition. This indicates that the operation is either illegal for the address Target or that no target exists at the starting address.
- Handling a Disconnect condition is at the discretion of the Initiator. The Initiator is not required to retry an operation terminated with a disconnect. Also, handling a Disconnect with data is different than handling a Disconnect without data.
- The Initiator can also be terminated if the Latency Timer expires while GNT- is de-asserted. The TIME_OUT signal indicates when the timer expires.

15.4 Who Goes First?: Arbitrating Between an Incoming Target Access and a Pending Initiator Transaction

When the user application requests the bus for an Initiator operation, it may not actually be granted the bus for quite some time. In the meantime, another agent may initiate a target access to the user application. How should the user application respond?

Does the user application accept the target access? It may contain important information relevant to the user application’s pending Initiator transaction.

Denying the other agent access by forcing a Target Retry will be disastrous in a system with priority-based arbitration. This initiating agent may keep retrying the transaction because it may have higher priority, and the user application will never access the bus. However, in a
round-robin system, forcing a Target Retry is a good way for the Initiator to perform its pending transaction first. It can then respond to the target access when it is later retried by the other agent.

16. Controlling Initiator Transactions

Requesting the PCI bus as an Initiator is a multi-step process. Some of the timing depends on system arbitration, when the system grants access to the bus, and how fast the selected Target decodes its address. However, the setup procedure for an Initiator transfer is simple. Figure 17 demonstrates a four-word read transfer initiated by the LogiCore PCI Interface. See the example design in the testbench schematics.

16.1 Requesting the Bus

Before actually requesting the bus by asserting the REQUEST signal, the user application should be set up and ready to perform the transfer.

- Provide the start address for the transaction on the input to BUFTs driving ADIO[31:0]
- Drive the M_CBE[3:0] signals with the appropriate PCI bus command (listed in Table 4). For example, assert M_CBE[3:0]=0111b to perform a memory write operation.
- Drive M_WRDN with the write or read direction control. In many applications, the M_CBE0 signal can be captured in a flip-flop enabled while M_DATA is deasserted to provide M_WRDN.
- If performing an Initiator Write, have the data available and ready when the transaction starts. The OE logic is described in section 10.3.
- Assert REQUEST High to indicate that the user application requests to become a bus master (Initiator). Note: The Bus Master Enable flag must be set as bit 2 in the Command Register (CSR2) before the Initiator is able to request the bus. REQUEST should remain asserted until the Initiator receives GNT- and has asserted FRAME-, which is indicated by the M_ADDR- signal.

![Figure 17. LogiCore Initiator Four-Word Burst Memory Read Transfer](image)

(note that the LogiCore interface automatically inserts an IRDY- wait-state before the last transfer in a burst transaction).
Assert READY High to indicate that data is available for transfer. For many applications, READY is tied High because the user application is always ready to send or receive data. In some other applications, READY may be delayed until the bus is granted so that the user application can arbitrate between a pending Initiator transaction and an incoming Target access.

On the clock cycle after REQUEST is asserted, the interface asserts its REQ- output Low indicating that it requests the bus. The bus will be granted after an unspecified time when the system asserts the GNT- input Low. Other agents are probably active on the bus.

16.2 Starting the Transaction (Address Phase)

After an unspecified time, the system arbiter asserts GNT- Low. The LogiCore Initiator cannot start the transaction until after it receives GNT-, the bus is in the idle state (IRDY- and FRAME- both de-asserted), and the Initiator state machine asserts the M_ADDR- signal. This signal indicates the address phase for the user application. The actual address phase on the PCI bus happens one cycle later, due to internal pipelining. Note that M_ADDR- overlaps with I_IDLE by a single clock cycle.

When M_ADDR- is asserted,

- Provide address information on ADIO[31:0] via an internal 3-state buffer (BUFT). M_ADDR-, and possibly other local select logic, is used to enable address information onto the ADIO[31:0] bus.

16.3 Transferring Data (Data Phase)

On the next cycle, the LogiCore Initiator asserts FRAME- Low, indicating the beginning of a transaction. The PCI bus command—generated by the user application on the previous cycle—appears on the CBE[3:0] pins. The address information presented on the ADIO[31:0] internal data bus now appears on the AD[31:0] PCI bus pins. This now starts the data phase.

- Drive the M_CBE[3:0] signals with the appropriate byte enables for the application. For 32-bit data bus applications, M_CBE[3:0]=0000b.
- Setup to send or receive data via the internal ADIO[31:0] bi-directional bus.
- Each valid Initiator transfer is indicated by the DATA_VLD signal which is asserted when the Initiator state machine is in the M_DATA state and both IRDY- and TRDY- are asserted Low.

16.4 Completing the Transfer (COMPLETE)

The user application signals the end of an Initiator transaction with the COMPLETE signal. Once asserted, COMPLETE must be held asserted through the end of the M_DATA state.

The time to assert COMPLETE depends on whether the transaction is a single or burst data transfer. See the design example shown in the testbch.3 schematic.

16.4.1 Single Transfers

If the Initiator is only sending or receiving a single data word, assert COMPLETE coincident with asserting REQUEST. Again, hold COMPLETE through the end of the M_DATA state.

16.4.2 Burst Transfers

- Assert COMPLETE High coincident with the next-to-last data transfer and hold it through the end of the M_DATA state. See the testbch.3 schematic for an example.

The logic generating COMPLETE can be fairly complex. As described above, single transfers can assert COMPLETE immediately, if there is a REQUEST pending. For burst transfers, COMPLETE is asserted during the Next-to-Last transfer. Typically, a transfer counter tracks these values. The last state is called n, the next-to-last is called n-1, etc. The actual decoding method depends on the type of transfer counter used.

The second-to-last transfer is only decoded during burst reads because Initiator Read operations occur at full burst rate. COMPLETE would be asserted as soon as the second-to-last transfer completes, indicated by DATA_VLD. Watch the timing on the DATA_VLD path.

The next-to-last transfer is asserted one clock cycle after entering the M_DATA state. This is indicated in Table 18 as MDATAQ (MDATAQ := M_DATA).

If the transfer counter is ever in the last cycle, COMPLETE is asserted immediately and unconditionally.

Table 18. Asserting COMPLETE.

<table>
<thead>
<tr>
<th>Transfer Cycle</th>
<th>Decode</th>
<th>Read (M_WRDN=0)</th>
<th>Write (M_WRDN=1)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Last</td>
<td>n</td>
<td>REQUEST</td>
<td>REQUEST</td>
</tr>
<tr>
<td>Next-to-Last</td>
<td>n-1</td>
<td>MDATAQ</td>
<td>MDATAQ</td>
</tr>
<tr>
<td>Second-to-Last</td>
<td>n-2</td>
<td>DATA_VLD</td>
<td></td>
</tr>
</tbody>
</table>
17. Design Validation Process

The LogiCore PCI Interface serves as a foundation for PCI designs. The interface is validated via extensive simulation. Further user testing of the LogiCore PCI Interface is accomplished using simulation or actual testing of a programmed device.

The following design example (testinit.1) demonstrates how to properly install and validate the LogiCore PCI Interface design environment. The design example includes a specially-built user application to help in PCI protocol testing. Each step in this four-step process introduces specific aspects of the design and assures proper operation of the complete design environment.

1. Setup and validate the design environment
2. Functional simulation
3. FPGA processing
4. Timing simulation

Completing each of the above steps with "known good" results simplifies the learning curve and validates the design environment.

Follow this step-by-step example, at least once. This helps to develop a good understanding of the tools and the overall design process. This also forms a development path that can be referenced anytime in the design process to validate PCI compliant protocol or timing. After successfully completing the design process, iterative design techniques help integrate the LogiCore PCI Interface with custom user applications.

A typical design begins by customizing the LogiCore PCI Interface (i.e.—selecting Target-Only or Target/ Initiator, configuring the Base Address Registers, etc.) and re-running the functional simulation. Once complete, the user application is integrated with the LogiCore PCI Interface. Verifying PCI protocol compliance on an iterative basis simplifies the debug process and accelerates FPGA development time.

**IMPORTANT!** Due to the complexity of the PCI interface, Xilinx can only guarantee PCI compliance of the LogiCore PCI Interface as provided, and cannot provide any guarantees for user designs.

17.1 Step 1: Validate VIEWlogic Design Environment

The Release Notes provide instructions on how to install the LogiCore PCI Interface. To verify proper installation, invoke VIEWdraw and create a new project pointed at the example files in the testbch directory. Make sure that all of the libraries are setup correctly in viewdraw.ini file. Then open the top-level schematic named testinit.1. Verify that everything is visible and appears similar to the schematic shown in Figure 3 (it will not appear exactly the same because of the special user application). The schematic window can be left open to display logic levels during simulation.

The testinit.1 design demonstrates the overall design structure and how to compile and test your own application. The overall design structure appears in Figure 10. Only the five top-level schematics and the PCI-ROM schematic are in the design directory. The remainder of the PCI interface design resides in a library called LC_PCI, which must be referenced in the viewdraw.ini file.

In this example design, the user application is a small function required to test PCI Initiator protocol compliance. This example application is called testbch.1, .2, .3, and .4.

The detailed steps to validate the design environment are as follows:

1. Create and set the VIEWlogic project directory to point at the LogiCore PCI Interface design in the testbch directory.
2. Edit the viewdraw.ini file to point to the XC4000E design libraries and to the lc_pci library containing the LogiCore PCI Interface design. An example file, example.ini, is included for reference.
3. Open the top-level design (testinit.1) and push into the first level of hierarchy.
4. Visually check the schematic. If the design appears strange or if symbols are missing (empty white boxes), recheck the viewdraw.ini file so that it points to the correct XC4000E and LC_PCI libraries.
5. Create the lower-level .wir files, by 'checking' the project.

check -p

17.2 Step 2: Validate Functional Simulation Environment

The testinit.1 design is a PCI design for verifying functional simulation only. The testinit.1 design is not actually compilable through the Xilinx design software, though the pci_test.1 design is compilable. The testinit.1 design contains a Target functional model, implemented in schematic form, to which the LogiCore Initiator performs read and write operations.

17.2.1 The PCI protocol testbench

Figure 18 shows the major components in the PCI protocol testbench design (testinit.1). These include the LogiCore PCI interface (lc_pci.i), and the Initiator testbench user application (testbch). These two components are also in the compilable pci_test design, shown in the shaded box in Figure 10.

The Target functional model (faketarg) has been specially designed to respond according to the scenarios described in the PCI-SIG Compliance Checklist. During
protocol testing, the checklist requires the Target to respond in ways that a real Target design would not—such as forcing invalid parity, responding with various DEVSEL- decode speeds, etc.

The simple arbiter (fakearb) merely asserts GNT- after the LogiCore interface asserts its REQ- pin. For most of the tests, GNT- is asserted for two clock cycles, then de-asserted until the next request. When testing Bus Parking (Scenario 1.13), GNT- is over-driven by the VIEWsim command file. There is also a test in Scenario 1.14 where GNT- is only asserted for one cycle.

![Figure 18. PCI Protocol Testbench.](image)

**Design Note:** For proper simulation results, FRAME-, DEVSEL-, STOP-, IRDY-, and TRDY- are connected to PULLUP resistors symbols. These pullup resistors model those found on a PCI motherboard. The SCENARIO and TEST buses on the schematic indicates the protocol scenario and sub-test number during simulation.

### 17.2.2 Create the VSM file

After successfully executing Check, invoke the VSM utility on the entire design. This creates a single .vsm file representing the entire design.

**IMPORTANT!** Do not use XSimMake to create the design. When using ProFlow, do not check the "Design contains X-BLOX, RAM, ROM or X-ABEL" box.

The VSM utility should also finish without any warning or error messages. With this complete, invoke the VIEWsim simulator on the testinit design.

### 17.2.3 Invoke VIEWsim and execute setup command file

At the SIM> prompt, type the name of the top-level VIEWlogic simulation command file called testbch.cmd. For design validation purposes, this command file initializes the VIEWsim interface and invokes the VIEWtrace window. This command file sets up the signals that appear in the trace window, initializes the design, and then calls other PCI cycle command files to initialize the LogiCore interface’s base registers and command register, as shown in Figure 19. Table 20 summarizes the various setup and top-level command files.

The setup procedures perform the following steps:

- **Setup the LogiCore PCI Interface’s Command Register to enable parity error and system error responses, to enable bus mastering (Initiator functionality) and to enable the Target interface to respond to memory and I/O commands.**
- **Reset the LogiCore interface's status register.**
- **Write all ones to both Base Address Register 0 and to Base Address Register 1.**
- **Loads the Latency Timer Register with 255, the maximum value.** The prevents the latency counter from expiring during a transaction.

<table>
<thead>
<tr>
<th>Process Stage</th>
<th>Purpose or Goal</th>
<th>Required Inputs:</th>
</tr>
</thead>
<tbody>
<tr>
<td>Functional Simulation</td>
<td>Validate design environment</td>
<td>Reference Design: 'testinit' - \sch PCI schematic files - \sym PCI symbol files - .cmd simulation command files - *.ini files</td>
</tr>
<tr>
<td>FPGA Processing</td>
<td>Process reference design into an FPGA</td>
<td>Functionally-checked reference design Use 'pci_test' design - *.cst constraints file - *.lca guide file</td>
</tr>
<tr>
<td>Timing Simulation</td>
<td>PCI compliance timing verification</td>
<td>xnfba.xnf</td>
</tr>
</tbody>
</table>

### Table 19. The LogiCore PCI Interface Design Process

<table>
<thead>
<tr>
<th>Process Stage</th>
<th>Purpose or Goal</th>
<th>Required Inputs:</th>
</tr>
</thead>
<tbody>
<tr>
<td>Functional Simulation</td>
<td>Validate design environment</td>
<td>Reference Design: 'testinit' - \sch PCI schematic files - \sym PCI symbol files - .cmd simulation command files - *.ini files</td>
</tr>
<tr>
<td>FPGA Processing</td>
<td>Process reference design into an FPGA</td>
<td>Functionally-checked reference design Use 'pci_test' design - *.cst constraints file - *.lca guide file</td>
</tr>
<tr>
<td>Timing Simulation</td>
<td>PCI compliance timing verification</td>
<td>xnfba.xnf</td>
</tr>
</tbody>
</table>
17.2.4 Execute a full test

After executing the testbchn.cmd command file, various PCI protocol compliance tests can be executed. A full test (fulltest.cmd) requires about 2 hours to execute on an SPARC 10 platform. Executing only the 14 Initiator test scenarios (inittest.cmd) requires about 1 hour as does executing the 14 Target test scenarios (targtest.cmd).

The command files executed by the Initiator test are listed in Table 20 while the supported Target tests are listed in Table 21. Note that both tables list the corresponding test scenario number as listed in the PCI-SIG Compliance Checklist. The scenario and test number for each vector file is displayed at the top of the waveform. For example, when test scenario 1.8 is running, the waveform displays the value ‘08’ for the signal listed as SCENARIO and a value for TEST, indicating the sub-test. These values match those used to describe various test scenarios in both the PCI-SIG Compliance Checklist and in the LogiCore Protocol Compliance Checklist. The Xilinx-created VIEWsim testbench includes extra scenarios and tests not specified in the PCI-SIG Compliance Checklist.

17.2.5 Execute an individual test scenario

The full test requires nearly two hours to execute. During the course of debugging, running only a specific test scenario will speed development. The top-level command files call sub-files when executing a specific test scenario. Note: All setup command files display zero for the TEST number.

Table 20. VIEWsim Testbench Setup Command Files.

<table>
<thead>
<tr>
<th>Test No.</th>
<th>Filename</th>
<th>Test Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>testbchn</td>
<td>Top-level test vector command file for testini design. Calls various sub-files. The Scenario number and Test number for the various sub-files is displayed at the top of the waveform.</td>
</tr>
<tr>
<td>0</td>
<td>fulltest</td>
<td>Run all Initiator and Target protocol test scenarios. Approximately 2 hours run time.</td>
</tr>
<tr>
<td>0</td>
<td>inittest</td>
<td>Run all 14 Initiator protocol test scenarios. Approximately 1 hour run time.</td>
</tr>
<tr>
<td>0</td>
<td>targtest</td>
<td>Run applicable Target protocol test scenarios. Approximately 1 hour run time.</td>
</tr>
<tr>
<td>0</td>
<td>testlist</td>
<td>List the available high-level tests. Displayed in VIEWsim window.</td>
</tr>
<tr>
<td>0</td>
<td>initlist</td>
<td>List the available Initiator sub-tests. Displayed in VIEWsim window.</td>
</tr>
<tr>
<td>0</td>
<td>targlist</td>
<td>List the available Target sub-tests. Displayed in VIEWsim window.</td>
</tr>
<tr>
<td>0</td>
<td>wr_cmdc</td>
<td>Setup Command/Status Register, do not set Enable Bus Master bit.</td>
</tr>
<tr>
<td>0</td>
<td>wr_mcmdc</td>
<td>Setup Command/Status Register, set Enable Bus Master bit. Enables Initiator.</td>
</tr>
<tr>
<td>0</td>
<td>wr_c_br0</td>
<td>Write FFFFFFFF to Base Register 0.</td>
</tr>
<tr>
<td>0</td>
<td>wr_c_br1</td>
<td>Write FFFFFFFF to Base Register 1.</td>
</tr>
<tr>
<td>0</td>
<td>cle_stat1</td>
<td>Clears the read/write locations in the Status Register. Leaves contents of the Command Register.</td>
</tr>
<tr>
<td>0</td>
<td>wr_lt2</td>
<td>Write Latency Timer Register with 2. Latency timer will expire after 3 cycles.</td>
</tr>
<tr>
<td>0</td>
<td>wr_lt8</td>
<td>Write Latency Timer Register with 8. Latency timer will expire after 9 cycles.</td>
</tr>
<tr>
<td>0</td>
<td>wr_lt256</td>
<td>Write Latency Timer Register with 255. Latency timer will expire after 256 cycles. (maximum value)</td>
</tr>
</tbody>
</table>


<table>
<thead>
<tr>
<th>Test No.</th>
<th>Filename</th>
<th>Test Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.1</td>
<td>ts_l_1</td>
<td>Initiate transfer to various speed slaves using different commands.</td>
</tr>
<tr>
<td>1.2</td>
<td>ts_l_2</td>
<td>Target abort conditions received during single data transfers.</td>
</tr>
<tr>
<td>1.3</td>
<td>ts_l_3</td>
<td>Target retry conditions received during single data transfers.</td>
</tr>
<tr>
<td>1.4</td>
<td>ts_l_4</td>
<td>Target disconnect conditions received during single data transfers.</td>
</tr>
<tr>
<td>1.5</td>
<td>ts_l_5</td>
<td>Target abort conditions received during multi-data phase transfers.</td>
</tr>
<tr>
<td>1.6</td>
<td>ts_l_6</td>
<td>Target retry conditions received during multi-data phase transfers.</td>
</tr>
<tr>
<td>1.7</td>
<td>ts_l_7</td>
<td>Target disconnect conditions received during multi-data phase transfers.</td>
</tr>
<tr>
<td>1.8</td>
<td>ts_l_8</td>
<td>Data transfers while the Target inserts different TRDY- wait-state transfers.</td>
</tr>
<tr>
<td>1.9</td>
<td>ts_l_9</td>
<td>Parity errors detected during single data transfers.</td>
</tr>
<tr>
<td>1.10</td>
<td>ts_l_10</td>
<td>Parity errors detected during multi-data phase transfers.</td>
</tr>
<tr>
<td>1.11</td>
<td>ts_l_11</td>
<td>Premature termination when Latency Timer expires.</td>
</tr>
<tr>
<td>1.12</td>
<td>ts_l_12</td>
<td>Target Lock.</td>
</tr>
<tr>
<td>1.13</td>
<td>ts_l_13</td>
<td>Bus parking tests. Check that AD bus, CBE bus and PAR signal driven when GNT- asserted with no request pending.</td>
</tr>
</tbody>
</table>
For example, to run the Initiator test scenario 1.8, execute the sub-file called ts_1_8.cmd as shown in Table 21.

To list the Initiator test scenario command files, execute initlist.cmd. To list the Target test scenario command files, execute targlist.cmd.

17.2.6 Initiator Protocol Tests

Table 21 shows the various sub-files used in the full Initiator protocol compliance test. Test scenario 1.8 (ts_1_8.cmd) is a good general test of basic Initiator functionality. It performs a series of four double-word transfers while the addressed Target inserts various TRDY- wait-state patterns.

Note that the shaded table entry indicates a function that is not supported.

17.2.7 Target Protocol Tests

Table 22 shows the various supported sub-files used in the full Target protocol compliance test. Test scenario 2.13 (ts_2_13.cmd) is a good general test of basic Target functionality. It performs a series of three double-word transfers while the bus master (Initiator) inserts various IRDY- wait-state patterns.

The PCI-SIG Compliance Checklist does not contain a 2.14 scenario. This is a specially-added Xilinx test to evaluate various target termination conditions, including the KEEPOUT function.

Note that the shaded table entries indicate functions are not supported or tests that are not implemented.

17.2.8 Command Summary

1. Create a functional simulation model for the design. vsm testinit
2. Invoke the VIEWsim simulator viewsim testinit
3. Execute the testbench setup command file sim testbnch.cmd
4. Execute a PCI test vector command file fulltest

Design Note: A waveform and text log file for a complete VIEWsim testbench compliance run is stored in the test_out subdirectory on the CD-ROM. Use VIEWtrace to view the comply.wfm waveform file.

17.3 Step 3: Validate FPGA Design Environment

Process the compilable design, pci_test.1, through the Xilinx software. XACT version 6.0.1/5.2.1 is required, along with the XC4013E speeds file (4013e.spd).

The protocol test design, testinit.1, is not compilable because it contains extra functional models (shown on testinit.2) that are not part of the actual FPGA design. The compilable design, pci_test.1, is nearly identical to testinit.1 except that does not contain the extra functional models.

The design must be compiled with specific options to guarantee PCI performance. These options include specifying the placement and routing guide file, the constraints file, the router effort, and the placer effort. Also, the bitstream compiler (MakeBits) options must be set. The LogiCore PCI interface should use the XC4000E’s fast configuration capability.

17.3.1 Compiling the pci_test.1 design.

IMPORTANT! PC-based users must manually set the PPR constraints file and guide file options. This is due to certain incompatibilities between the Windows-based and DOS-based design manager programs.

1. Invoke the Xilinx Design Manager (XDM).

   xdm

2. Set the various compiler control options by reading the XDM profile settings. These settings instruct the XNFPREP and PPR programs to use the proper constraints file (/cst_file/i13p208.cst for a Target/Initiator design, /cst_file/t13p208.cst for a Target-only design). It also instructs PPR to use the proper guide file (/guide/i13p208.lca for a Target/Initiator design, /guide/t13p208.lca for a
Target-only design). It sets PPR's routing and placer effort controls. Furthermore, it instructs the MakeBits bitstream compiler to use the fast configuration mode available on the XC4000E and to tie unused logic and nets during the compilation process.

Profile ➔ Readprofile

The settings defined in the xdm.pro profile may require modification in other designs. To view the current setting, select the following options from the XDM menus

Profile ➔ Settings

3. Run XMAKE on the pci_test.1 design. This process will require an estimated one to four hours of computer run time, depending on the platform and the processor speed.

XMake ➔ Done ➔ pci_test.1 ➔

Then, select the desired compilation level. Selecting 'Make bistream' runs through the entire compilation process. After executing XMake the first time, you can select the pci_test.mak 'make' file. The 'make' file will only re-execute any necessary steps and not re-compile every file.

**Design Note:**

During processing, any unused logic is trimmed from the design. The trimmed logic is reported in the *.prp report file generated by xnfprep during the xmake process. The trim report can be huge. The Perl utility called trim clarifies and reduces the trim report. The Perl program is required to execute the Perl script by typing

```
 perl perl\trim <in>.prp <out>.prp (DOS)
 perl perl/trim <in>.prp <out>.prp (Unix)
```

### 17.3.2 Check for timing violations

After the design has been placed and routed, verify that all of the timing specifications have been met using the XDelay static timing calculator. Check for any failed specifications.

1. Create a timing report of any failed XACT-Performance timing constraints using Xdelay. Invoke the XDelay program from XDM.

```
 Verify ➔ Xdelay ➔ *
```

2. Read in the design.

```
 Design ➔ Design pci_test
```

3. Create a report file of any missed performance parameters.

```
 Misc ➔ Report pci_top.xrp
 Xdelay-TimeSpec ➔ -FailedSpec
```

4. Check the report file for any failed timing constraints. Occasionally, some of the timing paths may fail to meet their specifications. Inspect the failed path to see that it is a valid path for the design. PPR and XDelay perform static timing analysis and may report “false” paths that are not actually part of the critical path. If the failed path appears to be valid, and if the path fails by a small margin, simply rerun PPR. PPR uses a pseudo-random placing algorithm and may produce better results on the next iteration.

### 17.4 Step 4: Validate Timing Simulation Environment

Validating timing can be accomplished using two methods. The first is using the XDelay static timing calculator. XDelay is easier and faster than validating timing through simulation.

However, timing simulation is required in some development environments. It is important to maintain separate directories for design and for timing verification. The design directory is where all changes are made using the VIEWdraw, VIEWsim, and Xilinx software.

PCI timing verification requires a separate directory structure to ensure that the tools automatically process the correct .wir files. Schematic files should only be temporarily placed in the timing verification directory for debug purposes.

The following list describes the correct installation and checkout procedures for the LogiCore PCI Interfaces. Due to some I/O modeling issues, XSimMake should not be used to create the back-annotated simulation file. The following steps create the correct set of files.

1. Process the .lca file with lca2xnf using the -g option to create an .xnf file.

```
 lca2xnf -g pci_test.lca pci_test.xnf
```

It is important that the .lca file has embedded timing information, which is generated during the XMake process by default. Alternatively, you may use

```
 xdelay -d -w pci_test.lca
```

which adds timing data and over-writes the .lca file.

2. Run the model/io Perl script, (model_io version 2.01 or higher should be used). This corrects known conservative modeling values for the setup/hold and clock-to-output timing of the I/O flip-flops. The Perl script provides the guaranteed data book values in the final .xnf file (see the XC4000E Technical Data data sheet). The Perl program version 5.00 or higher is required to execute the model_io script, (see Appendix B: Resources).

```
 (Unix)
 perl perl\model_io pci_test.xnf model_io.xnf
 (DOS)
 perl perl\model_io pci_test.xnf model_io.xnf
```
3. Run `xnfba`. This updates the `.xnf` file generated by `model_io` with timing information.

   
   ```
   xnfba pci_test.xff model_io.xnf (cont'd)
   -o pci_time.xnf
   ```

4. Generate the required design wire files using `xnf2wir`. The output filename from this process must match your top-level design name. The resulting wire files contain the fully back-annotated timing information. This is required by VIEWsim to create the timing model.

   ```
   xnf2wir pci_time wir/pci_time (Unix)
   xnf2wir pci_time wir\pci_time (DOS)
   ```

5. Create the timing simulation model.

   ```
   vsm pci_time
   ```

6. Invoke the VIEWsim simulator.

   ```
   viewsim pci_time
   ```

7. Execute the PCI test vector command file.

   ```
   sim testbnch.cmd
   ```

   Note that the `testbnch.cmd` file was originally created for PCI protocol functional timing. Some of the signals that it references are not visible in a compiled, back-annotated design. VIEWsim will issue messages indicated that it cannot find these signals. Also, the Initiator tests will not function correctly in the compiled design because the tests require the `faketarg` Target functional model.

18. Compliance Process

PCI protocol compliance of the Xilinx Target LogiCore PCI Interface was tested according to the **PCI Compliance Checklist, Revision 2.0b** published by the PCI Special Interest Group (PCI-SIG). Additional tests were added to test functions not covered by the PCI-SIG checklist, including how the Target responds in various target termination conditions and how the Target responds to the `KEEPOUT` signal. The results are summarized in **LogiCore PCI Interface Compliance Checklist (v2.1)** available from Xilinx (see Appendix B: Resources). The LogiCore PCI Interface has been tested using the workstation-based Synopsys VSS VHDL simulator and Powerview 5.3 VIEWsim simulator. Equivalent PC tools are available with Workview Office 7.2 (and later). The PCI bus simulation model testbench is available from VirtualChips, (see Appendix B: Resources).

The design files for the interface between the VHDL test bench and the PCI LogiCore Interface design are available from Xilinx upon request. Send E-mail to `pci@xilinx.com` with “Request ViewLogic VHDL Interface” in the subject header.

---

### Table 23. Compliance test output files.

<table>
<thead>
<tr>
<th>File Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>comply.log</td>
<td>Log file created by the Xilinx VIEWsim test bench.</td>
</tr>
<tr>
<td>comply.wfm</td>
<td>VIEWtrace waveform file created by the VIEWsim test bench. View waveform using VIEWtrace.</td>
</tr>
<tr>
<td>init_1_1.log</td>
<td>Log file created by VirtualChips Initiator tests.</td>
</tr>
<tr>
<td>targ_1_1.log</td>
<td>Log file created by VirtualChips Target tests.</td>
</tr>
</tbody>
</table>

The outputs of these compliance tests are stored in the `/test_out` sub-directory on the CD-ROM.
19. Appendix A: Pinout, Configuration

19.1 Layout Considerations

Xilinx devices support the PCI-SIG suggested pinout for add-in cards as well as an FPGA optimized pinout for embedded applications. The pinout shown in Table 24 follows the PCI-SIG suggested pinout and aligns the PCI data path \( \text{ADIO}[31:0] \) along the horizontal long lines in the FPGA. The user applications data bus \( D[31:0] \) also aligns with the horizontal Longlines.

The horizontal Longlines support internal 3-state busses. Various registers, such as the Base Address Registers, are aligned vertically, in columns. The schematic contains topographical representations of the XC4013E indicating how functions are placed on the device.

This pinout is developed specifically for the XC4013E device in the 208-pin PQFP package.

19.2 Pinout Table

Table 24 lists the PCI pin assignment for the 208-pin PQFP package. For each pin, both the PCI function and the fundamental device pin function are listed. Those shown in **bold italics** are dedicated pins for configuring the FPGA device using one of the serial configuration modes. Pins without a PCI function listed are available as additional user I/O. **Note:** If there are conflicts between Table 24 and the constraints file, the constraints file has precedence.

19.3 Configuration Mode

The LogiCore PCI Interface is designed to use Serial Master Mode or Slave Mode for configuring the device. An external serial configuration PROM is required for Serial Slave Mode.

Using the XC4000E's fast configuration mode is recommended to minimize the FPGA power-up configuration time. The fast mode is set as part of the MakeBits options in the XDM profile read in during the design compilation phase.

Please refer to the **XC4000E Technical Data** data sheet for additional information.

Slave mode is useful during debugging. However, the PCI system needs to be held reset while the FPGA's bitstream is loaded.
**Table 24. Example FPGA Pinout for the XC4013EPQ208 Package** (pinout defined in the *.cst constraints file)

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>PCI Function</th>
<th>Pin Function</th>
<th>Pin No.</th>
<th>PCI Function</th>
<th>Pin Function</th>
<th>Pin No.</th>
<th>PCI Function</th>
<th>Pin Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>P1</td>
<td>N.C.</td>
<td>N.C.</td>
<td>P57</td>
<td>I/O</td>
<td>PGCK2</td>
<td>P113</td>
<td>USER_D2</td>
<td>I/O (D6)</td>
</tr>
<tr>
<td>P2</td>
<td>GND</td>
<td>GND</td>
<td>P58</td>
<td>HDC</td>
<td>I/O (HDC)</td>
<td>P114</td>
<td>USER_D3</td>
<td>I/O</td>
</tr>
<tr>
<td>P3</td>
<td>N.C.</td>
<td>N.C.</td>
<td>P59</td>
<td>CBE0</td>
<td>I/O</td>
<td>P115</td>
<td>USER_D4</td>
<td>I/O</td>
</tr>
<tr>
<td>P4</td>
<td>CLK</td>
<td>I/O, PGCK1</td>
<td>P60</td>
<td>AD7</td>
<td>I/O</td>
<td>P116</td>
<td>USER_D5</td>
<td>I/O</td>
</tr>
<tr>
<td>P5</td>
<td>I/O (A17)</td>
<td></td>
<td>P61</td>
<td>AD6</td>
<td>I/O</td>
<td>P117</td>
<td>USER_D6</td>
<td>I/O</td>
</tr>
<tr>
<td>P6</td>
<td>AD23</td>
<td>I/O</td>
<td>P62</td>
<td>LDC-</td>
<td>I/O (LDC-)</td>
<td>P118</td>
<td>USER_D7</td>
<td>I/O</td>
</tr>
<tr>
<td>P7</td>
<td>AD22</td>
<td>I/O</td>
<td>P63</td>
<td>AD5</td>
<td>I/O</td>
<td>P119</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>P8</td>
<td>TDI</td>
<td>I/O, TDI</td>
<td>P64</td>
<td>AD4</td>
<td>I/O</td>
<td>P120</td>
<td>USER_D8</td>
<td>I/O</td>
</tr>
<tr>
<td>P9</td>
<td>TCK</td>
<td>I/O, TCK</td>
<td>P65</td>
<td>AD3</td>
<td>I/O</td>
<td>P121</td>
<td>USER_D9</td>
<td>I/O</td>
</tr>
<tr>
<td>P10</td>
<td>AD21</td>
<td>I/O</td>
<td>P66</td>
<td>AD2</td>
<td>I/O</td>
<td>P122</td>
<td>USER_D10</td>
<td>I/O (D5)</td>
</tr>
<tr>
<td>P11</td>
<td>AD20</td>
<td>I/O</td>
<td>P67</td>
<td>GND</td>
<td>GND</td>
<td>P123</td>
<td>USER_D11</td>
<td>I/O (CS0)</td>
</tr>
<tr>
<td>P12</td>
<td>AD19</td>
<td>I/O</td>
<td>P68</td>
<td>AD1</td>
<td>I/O</td>
<td>P124</td>
<td>USER_D12</td>
<td>I/O</td>
</tr>
<tr>
<td>P13</td>
<td>AD18</td>
<td>I/O</td>
<td>P69</td>
<td>AD0</td>
<td>I/O</td>
<td>P125</td>
<td>USER_D13</td>
<td>I/O</td>
</tr>
<tr>
<td>P14</td>
<td>GND</td>
<td>GND</td>
<td>P70</td>
<td>I/O</td>
<td></td>
<td>P126</td>
<td>USER_D14</td>
<td>I/O</td>
</tr>
<tr>
<td>P15</td>
<td>AD17</td>
<td>I/O</td>
<td>P71</td>
<td>I/O</td>
<td></td>
<td>P127</td>
<td>USER_D15</td>
<td>I/O</td>
</tr>
<tr>
<td>P16</td>
<td>AD16</td>
<td>I/O</td>
<td>P72</td>
<td>I/O</td>
<td></td>
<td>P128</td>
<td>I/O (D4)</td>
<td>I/O</td>
</tr>
<tr>
<td>P17</td>
<td>TMS</td>
<td>I/O, TMS</td>
<td>P73</td>
<td>I/O</td>
<td></td>
<td>P129</td>
<td>I/O</td>
<td></td>
</tr>
<tr>
<td>P18</td>
<td>CBE2</td>
<td>I/O</td>
<td>P74</td>
<td>I/O</td>
<td></td>
<td>P130</td>
<td>VCC</td>
<td>VCC</td>
</tr>
<tr>
<td>P19</td>
<td>GNT-</td>
<td>I/O</td>
<td>P75</td>
<td>I/O</td>
<td></td>
<td>P131</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>P20</td>
<td>FRAME-</td>
<td>I/O</td>
<td>P76</td>
<td>I/O</td>
<td></td>
<td>P132</td>
<td>I/O (D3)</td>
<td></td>
</tr>
<tr>
<td>P21</td>
<td>IRDY-</td>
<td>I/O</td>
<td>P77</td>
<td>INIT-</td>
<td>I/O (INIT-)</td>
<td>P133</td>
<td>I/O (RS)</td>
<td></td>
</tr>
<tr>
<td>P22</td>
<td>TRDY-</td>
<td>I/O</td>
<td>P78</td>
<td>VCC</td>
<td>VCC</td>
<td>P134</td>
<td>USER_D16</td>
<td>I/O</td>
</tr>
<tr>
<td>P23</td>
<td>DEVSSEL-</td>
<td>I/O</td>
<td>P79</td>
<td>GND</td>
<td>GND</td>
<td>P135</td>
<td>USER_D17</td>
<td>I/O</td>
</tr>
<tr>
<td>P24</td>
<td>STOP-</td>
<td>I/O</td>
<td>P80</td>
<td>I/O</td>
<td></td>
<td>P136</td>
<td>USER_D18</td>
<td>I/O</td>
</tr>
<tr>
<td>P25</td>
<td>GND</td>
<td>GND</td>
<td>P81</td>
<td>I/O</td>
<td></td>
<td>P137</td>
<td>USER_D19</td>
<td>I/O</td>
</tr>
<tr>
<td>P26</td>
<td>VCC</td>
<td>VCC</td>
<td>P82</td>
<td>I/O</td>
<td></td>
<td>P138</td>
<td>USER_D20</td>
<td>I/O (D2)</td>
</tr>
<tr>
<td>P27</td>
<td>LOCK-</td>
<td>I/O</td>
<td>P83</td>
<td>I/O</td>
<td></td>
<td>P139</td>
<td>USER_D21</td>
<td>I/O</td>
</tr>
<tr>
<td>P28</td>
<td>PERR-</td>
<td>I/O</td>
<td>P84</td>
<td>I/O</td>
<td></td>
<td>P140</td>
<td>USER_D22</td>
<td>I/O</td>
</tr>
<tr>
<td>P29</td>
<td>SERR-</td>
<td>I/O</td>
<td>P85</td>
<td>I/O</td>
<td></td>
<td>P141</td>
<td>USER_D23</td>
<td>I/O</td>
</tr>
<tr>
<td>P30</td>
<td>PAR</td>
<td>I/O</td>
<td>P86</td>
<td>I/O</td>
<td></td>
<td>P142</td>
<td>I/O</td>
<td>I/O</td>
</tr>
<tr>
<td>P31</td>
<td>REQ-</td>
<td>I/O</td>
<td>P87</td>
<td>I/O</td>
<td></td>
<td>P143</td>
<td>USER_D24</td>
<td>I/O</td>
</tr>
<tr>
<td>P32</td>
<td>CBE1</td>
<td>I/O</td>
<td>P88</td>
<td>I/O</td>
<td></td>
<td>P144</td>
<td>USER_D25</td>
<td>I/O</td>
</tr>
<tr>
<td>P33</td>
<td>AD15</td>
<td>I/O</td>
<td>P89</td>
<td>I/O</td>
<td></td>
<td>P145</td>
<td>USER_D26</td>
<td>I/O</td>
</tr>
<tr>
<td>P34</td>
<td>AD14</td>
<td>I/O</td>
<td>P90</td>
<td>GND</td>
<td>GND</td>
<td>P146</td>
<td>USER_D27</td>
<td>I/O</td>
</tr>
<tr>
<td>P35</td>
<td>AD13</td>
<td>I/O</td>
<td>P91</td>
<td>I/O</td>
<td></td>
<td>P147</td>
<td>USER_D28</td>
<td>I/O (D1)</td>
</tr>
<tr>
<td>P36</td>
<td>AD12</td>
<td>I/O</td>
<td>P92</td>
<td>I/O</td>
<td></td>
<td>P148</td>
<td>USER_D29</td>
<td>I/O (RCLK, RDY/BUSY)</td>
</tr>
<tr>
<td>P37</td>
<td>GND</td>
<td>GND</td>
<td>P93</td>
<td>I/O</td>
<td></td>
<td>P149</td>
<td>USER_D30</td>
<td>I/O</td>
</tr>
<tr>
<td>P38</td>
<td>AD11</td>
<td>I/O</td>
<td>P94</td>
<td>I/O</td>
<td></td>
<td>P150</td>
<td>USER_D31</td>
<td>I/O</td>
</tr>
<tr>
<td>P39</td>
<td>AD10</td>
<td>I/O</td>
<td>P95</td>
<td>I/O</td>
<td></td>
<td>P151</td>
<td>DIN</td>
<td>I/O (D0, DIN)</td>
</tr>
<tr>
<td>P40</td>
<td>AD9</td>
<td>I/O</td>
<td>P96</td>
<td>I/O</td>
<td></td>
<td>P152</td>
<td>DOUT</td>
<td>I/O, SGCK4 (DOUT)</td>
</tr>
<tr>
<td>P41</td>
<td>AD8</td>
<td>I/O</td>
<td>P97</td>
<td>I/O</td>
<td></td>
<td>P153</td>
<td>CCLK</td>
<td>CCLK</td>
</tr>
<tr>
<td>P42</td>
<td>I/O</td>
<td></td>
<td>P98</td>
<td>I/O</td>
<td></td>
<td>P154</td>
<td>VCC</td>
<td>VCC</td>
</tr>
<tr>
<td>P43</td>
<td>I/O</td>
<td></td>
<td>P99</td>
<td>I/O</td>
<td></td>
<td>P155</td>
<td>N.C.</td>
<td>N.C.</td>
</tr>
<tr>
<td>P44</td>
<td>I/O</td>
<td></td>
<td>P100</td>
<td>I/O, SGCK3</td>
<td></td>
<td>P156</td>
<td>N.C.</td>
<td>N.C.</td>
</tr>
<tr>
<td>P45</td>
<td>I/O</td>
<td></td>
<td>P101</td>
<td>GND</td>
<td>GND</td>
<td>P157</td>
<td>N.C.</td>
<td>N.C.</td>
</tr>
<tr>
<td>P46</td>
<td>I/O</td>
<td></td>
<td>P102</td>
<td>N.C.</td>
<td>N.C.</td>
<td>P158</td>
<td>N.C.</td>
<td>N.C.</td>
</tr>
<tr>
<td>P47</td>
<td>I/O, SCGKR</td>
<td></td>
<td>P103</td>
<td>DONE</td>
<td>DONE</td>
<td>P159</td>
<td>TDO</td>
<td>O, TDO</td>
</tr>
<tr>
<td>P48</td>
<td>M1</td>
<td>O (M1)</td>
<td>P104</td>
<td>N.C.</td>
<td>N.C.</td>
<td>P160</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>P49</td>
<td>GND</td>
<td>GND</td>
<td>P105</td>
<td>N.C.</td>
<td>N.C.</td>
<td>P161</td>
<td>I/O (A0, WS)</td>
<td></td>
</tr>
<tr>
<td>P50</td>
<td>M0</td>
<td>I (M0)</td>
<td>P106</td>
<td>VCC</td>
<td>VCC</td>
<td>P162</td>
<td>I/O, PGCK4 (A1)</td>
<td></td>
</tr>
<tr>
<td>P51</td>
<td>N.C.</td>
<td>N.C.</td>
<td>P107</td>
<td>N.C.</td>
<td>N.C.</td>
<td>P163</td>
<td>I/O</td>
<td></td>
</tr>
<tr>
<td>P52</td>
<td>N.C.</td>
<td>N.C.</td>
<td>P108</td>
<td>PROGRAM-</td>
<td>PROGRAM-</td>
<td>P164</td>
<td>I/O</td>
<td></td>
</tr>
<tr>
<td>P53</td>
<td>N.C.</td>
<td>N.C.</td>
<td>P109</td>
<td>RST-</td>
<td>I/O (D7)</td>
<td>P165</td>
<td>I/O</td>
<td>I/O (A3)</td>
</tr>
<tr>
<td>P54</td>
<td>N.C.</td>
<td>N.C.</td>
<td>P110</td>
<td>I/O, PGCK3</td>
<td></td>
<td>P166</td>
<td>I/O</td>
<td></td>
</tr>
<tr>
<td>P55</td>
<td>VCC</td>
<td>VCC</td>
<td>P111</td>
<td>USER_D0</td>
<td>I/O</td>
<td>P167</td>
<td>I/O</td>
<td></td>
</tr>
<tr>
<td>P56</td>
<td>M2</td>
<td>I (M2)</td>
<td>P112</td>
<td>USER_D1</td>
<td>I/O</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Pin No.</td>
<td>PCI Function</td>
<td>Pin Function</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>--------</td>
<td>--------------</td>
<td>--------------</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P168</td>
<td>I/O</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P169</td>
<td>I/O</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P170</td>
<td>I/O</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P171</td>
<td>GND</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P172</td>
<td>I/O</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P173</td>
<td>I/O</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P174</td>
<td>I/O (A4)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P175</td>
<td>I/O (A5)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P176</td>
<td>I/O</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P177</td>
<td>I/O</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P178</td>
<td>I/O</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P179</td>
<td>I/O</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P180</td>
<td>I/O (A6)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P181</td>
<td>I/O (A7)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P182</td>
<td>GND</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P183</td>
<td>VCC</td>
<td>VCC</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P184</td>
<td>I/O (A8)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P185</td>
<td>I/O (A9)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P186</td>
<td>I/O</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P187</td>
<td>I/O</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P188</td>
<td>I/O</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P189</td>
<td>I/O</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P190</td>
<td>I/O (A10)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P191</td>
<td>I/O (A11)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P192</td>
<td>AD31</td>
<td>I/O</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P193</td>
<td>AD30</td>
<td>I/O</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P194</td>
<td>GND</td>
<td>GND</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P195</td>
<td>AD29</td>
<td>I/O</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P196</td>
<td>AD28</td>
<td>I/O</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P197</td>
<td>AD27</td>
<td>I/O</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P198</td>
<td>AD26</td>
<td>I/O</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P199</td>
<td>AD25</td>
<td>I/O (A12)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P200</td>
<td>AD24</td>
<td>I/O (A13)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P201</td>
<td>CBE3</td>
<td>I/O</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P202</td>
<td>I/O</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P203</td>
<td>IDSEL</td>
<td>I/O (A14)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P204</td>
<td>I/O, SGCK1 (A15)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P205</td>
<td>VCC</td>
<td>VCC</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P206</td>
<td>N.C.</td>
<td>N.C.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P207</td>
<td>N.C.</td>
<td>N.C.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P208</td>
<td>N.C.</td>
<td>N.C.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
20. Appendix B: Resources

Design Note: Load the file called /web/pci.htm on the CD-ROM into your Internet browser for easy access to the latest PCI information referenced below.

20.1 PCI Special Interest Group (PCI-SIG) Publications

The PCI-SIG publishes various PCI specifications and related documents. Most publications cost US$25 plus applicable shipping charges.

- PCI Local Bus Specification, Rev. 2.1
- PCI Compliance Checklist v2.0b and unratified v2.1 draft (available via the World-Wide Web)
- PCI System Design Guide v1.0

Contact:

PCI Special Interest Group
2575 NE Kathryn St. #17
Hillsboro, OR 97214
TEL: 1-800-433-5177 (within USA)
TEL: 1-503-693-6232 (worldwide)
FAX: 1-503-693-8344
E-Mail: info@pcisig.com
WEB: http://www.pcisig.com

20.2 PCI and FPGA Design Consultants

HighGate Design implemented a large portion of the LogiCore PCI Target interface. Their extensive Xilinx FPGA design experience helped the LogiCore PCI Interface meet the stringent PCI timing requirements.

Contact:

HighGate Design, Inc.
12380 Saratoga/Sunnyvale Road
Suite 8
Saratoga, CA 95070
TEL: 1-408-255-7160
FAX: 1-408-255-7182
E-mail: highgate@highgatedesign.com

20.3 PCI Bus Simulation Model

The VirtualChips PCI bus test environment used for compliance testing is provided by Phoenix Technologies.

Contact:

VirtualChips (Phoenix Technologies)
2107 N. First St., Suite 100
San Jose, California 95131
TEL: 1-888-4V CHIPS (1-888-482-4477)
FAX: 1-408-452-0952
E-mail: sales@vchips.com
WEB: http://www.vchips.com

20.4 PCI Reference Books

There are many reference books available on PCI. The following are a few that the product development team found useful.


Contact:

Mindshare Press
2202 Buttercup Dr.
Richardson, TX 75082
TEL: 1-214-231-2216
FAX: 1-214-783-4715

Distributed by:

Computer Literacy Bookshops, Inc.
P.O. Box 641897
San Jose, CA 95164
TEL: 1-408-435-0744
FAX: 1-408-435-1823
E-mail: info@clbooks.com
WEB: http://www.clbooks.com

- PCI Hardware and Software Architecture & Design by Edward Solari & George Willse. ISBN 0-929392-19-1. Everything that you ever wanted to know about PCI systems design, and more.

Contact:

Annabooks
11848 Bernardo Center Drive
Suite 110
San Diego, CA 92128
TEL: 1-619-673-0870
1-800-462-1042
FAX: 1-619-673-1432

20.5 Xilinx Documents

The following documents are available in Adobe Acrobat format in the /docs sub-directory on the CD-ROM.

- LogiCore PCI Interface Protocol Checklist (PCI-SIG, Rev. 2.1). Complete protocol checklist following the same style as the PCI-SIG checklist. See the /docs/pcicompl.pdf Acrobat file on the CD-ROM.

- XC4000 Series Technical Data. Data sheet for XC4000E and XC4000EX FPGA devices. See the /docs/xc4000e.pdf Acrobat file on the CD-ROM.

- Implementing FIFOs in XC4000E. Application note. P/N: 0010273-01. See the /docs/xapp053.pdf Acrobat file on the CD-ROM.
LogiCore™ PCI Master and Slave Interface User’s Guide

20.6 LogiCore User’s VIP Web Site

The LogiCore User’s VIP web site provides a quick and convenient way to obtain the latest updates, documentation, design tips, application notes, and utilities. The VIP web site is open to registered LogiCore users. To register, point your Internet browser software to:

www.xilinx.com/products/logicore/logicore.htm

20.7 Perl Software

The LogiCore PCI Interface uses two Perl software utilities. These utilities require Perl version 5.00 or later.

- trim removes any known warnings from the trimming report for clarity.
- model_io, version 2.01 or later, modifies the overly conservative timing data on device input and output flip-flops. The modified value match the guaranteed values specified in the XC4000E data sheet.

Perl source is provided for these utilities. The Perl executable required to execute these utilities is not provided on the CD-ROM. Perl is widely available, at no cost, via the World Wide Web. Perl is also available on a wide range of platforms.

The easiest method to download the Perl source is to visit the Perl home page at

http://www.perl.com

From there, the CPAN (Comprehensive Perl Archive Network) contains links to various Perl FTP sites around the world. The Perl program ported to various computer platforms can be found in a ports sub-directory.

Example:


Another easy method to find the Perl program for your platform is to point your Internet browser at the LogiCore VIP Web Site (see section 20.6).

20.8 Low-level PCI Software Drivers

The LogiCore PCI Interface does not include low-level software drivers. However, such software is available from Codesign.

The Codesign PCI OCX is targeted at custom PCI board developers. The OCX allows easy access to a PCI device through Visual Basic, Delphi, Visual C++, or any other environment that uses OCXs. The OCX is fully Plug-n-Play compatible and can handle interrupts, port I/O, and memory I/O under Windows 95. A control panel applet allows the user to specify vendor and device IDs for their custom PCI device. The OCX automatically detects what resources are allocated to the device by the operating system. The PCI OCX is great for prototyping and demonstrating new PCI hardware devices and for developing end-user applications."

Part Number: 2A91
Price: US$199.00 each

For fastest response, please send orders and inquiries to info@cdcorp.com.

Contact:

Codesign
3712 N Broadway
Suite 120
Chicago, IL  60613
E-mail: info@cdcorp.com.
Figure 20. Master Abort during an Initiator Memory Write (Scenario 1.1.19). Note that Received Master Abort bit (CSR29) set in the Status Register. Note the DEV_TO internal signal indicates when the Initiator's Device Timeout counter expires.
Figure 21. Initiator single data-phase Memory Write to a medium-speed slave that signals a Target Retry condition (Scenario 1.3.4).
Figure 22. Initiator multi data-phase Memory Read to a slow-speed slave that signals a Target Abort condition (Scenario 1.5.11).
Figure 23. Initiator multi data-phase Memory Write to a fast-speed slave that inserts TRDY- wait-states between 4th and 6th rising clock edge after FRAME- (Scenario 1.8.7). Note that the LogiCore Initiator automatically inserts IRDY- wait-states after a successful data transfer.
Figure 24. Initiator multi data-phase Memory Read to a fast-speed slave that inserts TRDY-wait-states between 4th and 6th rising clock edge after FRAME- (Scenario 1.8.8). Note timing of COMPLETE signal. Also note that the LogiCore Initiator automatically inserts IRDY-wait-states before the last data transfer. Before it de-asserts FRAME-.
Figure 25. Initiator multi data-phase Memory Read from a fast-speed slave that causes incorrect parity on PAR (Scenario 1.10.2). Note that the LogiCore Initiator asserts PERR- two cycles after a data transfer with invalid parity.
Figure 26. Initiator multi data-phase Memory Read from a fast-speed slave asserting TRDY- wait-state times out when Latency Timer expires after 5 clock cycles (Scenario 1.11.2). LATENCY_TIMER indicates the Latency Timer counter value. TIME_OUT indicates that Latency Timer has expired.
Figure 27. Initiator performing Bus Parking (GNT- asserted but no REQUEST pending from user application). (Scenario 1.13.4). Initiator performs Memory Write transaction starting from Bus Parking (Scenario 1.13.5).
Figure 28. Initiator performing Memory Write and Memory Read transactions after receiving a single-cycle GNT signal (Scenario 1.14.2).
21.2 Target Interface

Figure 29. Target Memory Write followed by Memory Read, single double-word transfer (Scenario 2.9.1).
Figure 30. Address parity error during a Target Memory Read, single double-word transfer (Scenario 2.10.1a). Note that PAR is asserted High by the test scenario on the clock cycle following the address phase, which is incorrect parity. The LogiCore macro asserts SERR-Low indicating an address parity error. The System Error Signaled bit, CSR30, is also set in the Status Register.
Figure 31. Data parity error during a Target Memory Write, single double-word transfer (Scenario 2.10.2). Note that PAR is asserted High by the test scenario on the clock cycle following the data phase, which is incorrect parity. The LogiCore macro asserts PERR-Low two cycles later indicating a data parity error. The Parity Error Detected bit, CSR31, is also set in the Status Register.
Figure 32. Target Memory Write followed by Memory Read, three double-word burst transfer, Initiator asserts an IRDY- wait-state during second transfer in each transaction (Scenario 2.13.2). Note that the LogiCore Target state machine automatically inserts TRDY- wait-states during the Memory Read burst operation.
Figure 33. Target Memory Write, single double-word transfer. User application delays asserting \textit{READY} for seven clock cycles (Scenario 2.14.3)
Figure 34. Target Memory Read, two double-word transfer. User application forces Target Disconnect by asserting TERM before second transfer (Scenario 2.14.10).
Figure 35. Target Memory Write, single double-word transfer. Initiator asserts FRAME- and de-asserts IRDY- for seven clock cycles (Scenario 2.14.13).
Notes:
North America

Corporate Headquarters
Xilinx, Inc.
2100 Logic Drive
San Jose, CA 95124
U.S.A.
Tel:   1 (408) 559-7778
FAX:   1 (408) 559-7114
EMAIL: hotline@xilinx.com
WEB:  http://www.xilinx.com

Northern California
Xilinx, Inc.
1281 Oakmead Parkway
Suite 202
Sunnyvale, CA 94086
Tel: (408) 245-9850
FAX: (408) 245-9865

Southern California
Xilinx, Inc.
15615 Alton Parkway
Suite 280
Irvine, CA 92718
Tel:   (714) 727-0780
FAX:   (714) 727-3128

New Hampshire
Xilinx, Inc.
61 Split Brook Road
Nashua, NH 03060
Tel:   (603) 891-1096
FAX:   (603) 891-0890

Pennsylvania
Xilinx, Inc.
905 Airport Rd.
Suite 200
West Chester, PA 19380
Tel:   (610) 430-3300
FAX:   (610) 430-0470

Texas
Xilinx, Inc.
4100 McEwen
Suite 237
Dallas, TX 75244
Tel:   (214) 960-1043
FAX:   (214) 960-0927

Illinois
Xilinx, Inc.
939 N. Plum Grove Road
Suite H
Schaumburg, IL 60173
Tel:   (708) 605-1972
FAX:   (708) 605-1976

North Carolina
Xilinx, Inc.
6080-C Six Forks Rd.
Raleigh, NC 27609
Tel:   (919) 846-3922
FAX:   (919) 846-8316

Europe

United Kingdom
Xilinx, Ltd.
Suite 1B, Cobb House
Oyster Lane, Blyfleet
Surry KT14 7DU
UNITED KINGDOM
Tel:   (44) 932-349401
FAX:   (44) 932-349499
EMAIL: ukhelp@xilinx.com

France
Xilinx SARL
Espace Jouy Technology
21, rue Albert Calmette, Bt. C
78353 Jouy en Josas, Cedex
FRANCE
Tel:   (33) 1-34-63-01-01
FAX:   (33) 1-34-63-01-09
EMAIL: frhelp@xilinx.com

Germany
Xilinx, GmbH
Dorfstr. 1
85609 Aschheim
München
GERMANY
Tel:   (49) 89-99-1549-0
FAX:   (49) 89-99-904-4748
EMAIL: dlhelp@xilinx.com

Japan
Xilinx, K.K.
Daini-Nagaoka Bldg. 2F
2-8-5, Hatchobori Chuo-ku
Tokyo 104
JAPAN
Tel:   (03) 3297-9191
FAX:   (03) 3297-9189

Asia Pacific

Hong Kong
Xilinx Asia Pacific
Unit No. 4312
Tower 2, Metroplaza
Hing Fong Road
Kwai Fong, N.T.
HONG KONG
Tel:   (852) 2424-5200
FAX:   (852) 2494-7159
EMAIL: hongkong@xilinx.com

The Programmable Logic CompanySM

© 1996 Xilinx, Inc. All rights reserved. Xilinx and the Xilinx logo are registered trademarks, all XC-designated products are trademarks, and the Programmable Logic Company is a service mark of Xilinx, Inc. All other company names are trademarks of their respective owners.

PN: 0401561-01